ebby-s / MX-for-FPGALinks
Implementation of Microscaling data formats in SystemVerilog.
☆28Updated 6 months ago
Alternatives and similar repositories for MX-for-FPGA
Users that are interested in MX-for-FPGA are comparing it to the libraries listed below
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 3 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A co-design architecture on sparse attention☆54Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆55Updated 2 years ago
- ☆33Updated 2 weeks ago
- Open-source of MSD framework☆16Updated 2 years ago
- ☆48Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆175Updated 2 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆82Updated 4 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated last week
- NeuraLUT-Assemble☆46Updated 4 months ago
- ☆19Updated 7 months ago
- ☆46Updated 2 years ago
- ☆79Updated 3 weeks ago
- ☆72Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 7 months ago
- MICRO 2024 Evaluation Artifact for FuseMax☆16Updated last year
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆118Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- Model LLM inference on single-core dataflow accelerators☆17Updated 3 weeks ago
- ☆31Updated 9 months ago