ebby-s / MX-for-FPGA
Implementation of Microscaling data formats in SystemVerilog.
☆17Updated 8 months ago
Alternatives and similar repositories for MX-for-FPGA:
Users that are interested in MX-for-FPGA are comparing it to the libraries listed below
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last week
- ☆26Updated last month
- Open-source of MSD framework☆16Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- ☆15Updated 10 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆40Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆76Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆49Updated last month
- A co-design architecture on sparse attention☆52Updated 3 years ago
- ☆18Updated 2 years ago
- Model LLM inference on single-core dataflow accelerators☆10Updated 2 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆15Updated 9 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆31Updated 4 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated last month
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆26Updated last year
- ☆33Updated 6 years ago
- Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"☆19Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 2 weeks ago
- ☆34Updated 4 years ago
- ☆26Updated last week
- ☆45Updated 3 years ago
- ☆71Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆12Updated 2 months ago
- ☆39Updated 10 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆29Updated last month
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago