ebby-s / MX-for-FPGALinks
Implementation of Microscaling data formats in SystemVerilog.
☆21Updated last week
Alternatives and similar repositories for MX-for-FPGA
Users that are interested in MX-for-FPGA are comparing it to the libraries listed below
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆55Updated 3 months ago
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- ☆71Updated 2 years ago
- ☆27Updated 3 months ago
- Open-source of MSD framework☆16Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated 11 months ago
- Model LLM inference on single-core dataflow accelerators☆10Updated 4 months ago
- ☆46Updated 7 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆152Updated last week
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 3 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆49Updated last year
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- ☆17Updated 2 months ago
- ☆49Updated 3 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- A co-design architecture on sparse attention☆52Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 9 months ago
- ☆18Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆33Updated 6 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- ☆29Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆147Updated this week
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- Eyeriss chip simulator☆36Updated 5 years ago