ebby-s / MX-for-FPGALinks
Implementation of Microscaling data formats in SystemVerilog.
☆29Updated 6 months ago
Alternatives and similar repositories for MX-for-FPGA
Users that are interested in MX-for-FPGA are comparing it to the libraries listed below
Sorting:
- A co-design architecture on sparse attention☆55Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆55Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆71Updated 3 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- ☆34Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- ☆48Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- Model LLM inference on single-core dataflow accelerators☆17Updated last month
- ☆46Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 8 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆31Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆180Updated this week
- [HPCA 2026] Official implementation of "Focus: A Streaming Concentration Architecture for Efficient Vision-Language Models"☆25Updated last month
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆119Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 9 months ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆19Updated 5 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated last year
- ☆32Updated 9 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆96Updated 4 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- ☆72Updated 2 years ago