ebby-s / MX-for-FPGA
Implementation of Microscaling data formats in SystemVerilog.
☆14Updated 6 months ago
Alternatives and similar repositories for MX-for-FPGA:
Users that are interested in MX-for-FPGA are comparing it to the libraries listed below
- ☆26Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 8 months ago
- ☆19Updated 2 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- ☆71Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆38Updated last year
- ☆9Updated 2 years ago
- ☆39Updated 8 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- ☆23Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆32Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆10Updated last month
- A co-design architecture on sparse attention☆50Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 5 months ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆40Updated 6 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆30Updated this week
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 7 months ago
- ☆23Updated 7 months ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- ☆32Updated 4 years ago