ebby-s / MX-for-FPGALinks
Implementation of Microscaling data formats in SystemVerilog.
☆27Updated 4 months ago
Alternatives and similar repositories for MX-for-FPGA
Users that are interested in MX-for-FPGA are comparing it to the libraries listed below
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 4 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆41Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated 3 weeks ago
- A co-design architecture on sparse attention☆54Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- ☆32Updated last week
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- ☆71Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆165Updated 3 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- ☆47Updated 4 years ago
- ☆31Updated 7 months ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆16Updated 2 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆34Updated this week
- ☆72Updated 2 years ago
- Model LLM inference on single-core dataflow accelerators☆16Updated this week
- ☆46Updated 2 years ago
- ☆18Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- NeuraLUT-Assemble☆43Updated 3 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆30Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 5 months ago
- ☆35Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago