Open-Source-Hardware-Initiative / AESLinks
Open Source AES
☆31Updated last year
Alternatives and similar repositories for AES
Users that are interested in AES are comparing it to the libraries listed below
Sorting:
- ☆33Updated 2 years ago
- ☆59Updated 3 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- ☆36Updated 2 years ago
- ☆27Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆39Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Demo SoC for SiliconCompiler.☆59Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- An open-source custom cache generator.☆34Updated last year
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆22Updated 3 weeks ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago