Open-Source-Hardware-Initiative / AESLinks
Open Source AES
☆31Updated 2 weeks ago
Alternatives and similar repositories for AES
Users that are interested in AES are comparing it to the libraries listed below
Sorting:
- ☆32Updated 2 years ago
- ☆60Updated 4 years ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- Naive Educational RISC V processor☆90Updated 2 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- ☆38Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 2 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- Extensible FPGA control platform☆61Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- FPGA tool performance profiling☆102Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago