pc2 / HPCC_FPGALinks
A OpenCL-based FPGA benchmark suite for HPC
☆35Updated 10 months ago
Alternatives and similar repositories for HPCC_FPGA
Users that are interested in HPCC_FPGA are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆87Updated last year
- ☆60Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆30Updated 6 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago
- Floating point modules for CHISEL☆30Updated 11 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Next generation CGRA generator☆116Updated this week
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Updated 5 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 weeks ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- The Task Parallel System Composer (TaPaSCo)☆113Updated 2 weeks ago
- Spector: An OpenCL FPGA Benchmark Suite☆49Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated last week
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆20Updated 6 years ago