pc2 / HPCC_FPGA
A OpenCL-based FPGA benchmark suite for HPC
☆32Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for HPCC_FPGA
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- DASS HLS Compiler☆27Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆27Updated 5 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- ☆13Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆19Updated this week
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆29Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated this week
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- CGRA framework with vectorization support.☆19Updated this week
- A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.☆12Updated 8 months ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆15Updated 3 years ago
- ☆23Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- ☆57Updated last year
- FPGA version of Rodinia in HLS C/C++☆31Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- ☆87Updated 8 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆81Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆93Updated 7 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago