a general-purpose machine learning-driven auto-tuner for heterogeneous platforms
☆10Sep 7, 2024Updated last year
Alternatives and similar repositories for Auto-Tuner
Users that are interested in Auto-Tuner are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Data-driven COVID-19 forecasts and detection of unreported cases☆22Jul 30, 2024Updated last year
- ☆16Apr 13, 2018Updated 8 years ago
- ☆35Apr 20, 2021Updated 5 years ago
- Eyeriss chip simulator☆40Mar 6, 2020Updated 6 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69May 9, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆14Sep 25, 2023Updated 2 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated 10 months ago
- Reproduces BPDA attack in pytorch☆13Oct 10, 2019Updated 6 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 6 years ago
- ☆11Apr 15, 2024Updated 2 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code and videos accompanying the paper "Flickering Adversarial Attacks against Video Recognition Networks"☆16Dec 8, 2022Updated 3 years ago
- PIMeval simulator and PIMbench suite☆48Nov 22, 2025Updated 6 months ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆16Aug 29, 2021Updated 4 years ago
- Bottom up designed feed forward network functions for CNN applications☆13Jan 15, 2019Updated 7 years ago
- ☆22Oct 5, 2023Updated 2 years ago
- Handling IMAP IDLE command with plain old Python.☆33Jul 27, 2016Updated 9 years ago
- ☆73Feb 16, 2023Updated 3 years ago
- Vivado HLS implementation of EDFLOW IP☆18Mar 8, 2022Updated 4 years ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Oct 25, 2022Updated 3 years ago
- ☆30Feb 17, 2022Updated 4 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 7 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- CREW: Platform for Human-AI Teaming☆35Nov 25, 2025Updated 6 months ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated last year
- ☆42Aug 23, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆100Sep 27, 2024Updated last year
- The following algorithms are used to build models for the different datasets: k-Nearest Neighbour, Decision Tree, Support Vector Machine,…☆18Oct 5, 2019Updated 6 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- A PyTorch implementation of Advantage weighted Actor-Critic (AWAC)☆56Mar 30, 2021Updated 5 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- SOLNP+: A derivative-free optimization software☆24May 13, 2025Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago