intel / fpga-trainingLinks
☆33Updated 10 months ago
Alternatives and similar repositories for fpga-training
Users that are interested in fpga-training are comparing it to the libraries listed below
Sorting:
- ☆86Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆41Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- ☆58Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- DASS HLS Compiler☆29Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆30Updated 6 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Next generation CGRA generator☆112Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ☆59Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆128Updated 5 years ago
- ☆15Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆169Updated this week
- A OpenCL-based FPGA benchmark suite for HPC☆34Updated 6 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated last week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated last month
- A polyhedral compiler for hardware accelerators☆59Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago