intel / fpga-trainingLinks
☆33Updated 8 months ago
Alternatives and similar repositories for fpga-training
Users that are interested in fpga-training are comparing it to the libraries listed below
Sorting:
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated 3 weeks ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Falcon Merlin Compiler☆40Updated 4 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated 10 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆29Updated 6 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆59Updated last week
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆47Updated 10 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Next generation CGRA generator☆111Updated last week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆15Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆86Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- ☆58Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- ☆35Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- Tutorials on HLS Design☆51Updated 5 years ago