☆35Sep 10, 2024Updated last year
Alternatives and similar repositories for fpga-training
Users that are interested in fpga-training are comparing it to the libraries listed below
Sorting:
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Nov 4, 2024Updated last year
- ☆16Apr 13, 2018Updated 7 years ago
- ☆25May 9, 2019Updated 6 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆16Aug 29, 2021Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Mar 11, 2026Updated last week
- ☆15Aug 16, 2025Updated 7 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆93Jul 26, 2024Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- ☆61Aug 4, 2023Updated 2 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 7 years ago
- Updated version of the XUP Workshops☆12Aug 10, 2018Updated 7 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Jan 9, 2026Updated 2 months ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- ☆19Dec 3, 2019Updated 6 years ago
- SpMV using CUDA☆20Mar 5, 2018Updated 8 years ago
- Pangenome Mutation-Annotated Networks☆38Feb 13, 2026Updated last month
- ☆11Feb 19, 2024Updated 2 years ago
- Fortran routines for manipulating ASCII characters (future pull request to fortran-lang/stdlib https://github.com/fortran-lang/stdlib)☆13Jan 26, 2024Updated 2 years ago
- Directed Acyclic Graphs With Modern Fortran☆11May 25, 2023Updated 2 years ago
- Fortran 2018 interface bindings to Zstandard (zstd)☆11Jan 16, 2026Updated 2 months ago
- Robust exception like error handling using modern Fortran☆19Oct 17, 2021Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆62Dec 3, 2021Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- This repository contains some container data structure types for Fortran.☆12Sep 12, 2021Updated 4 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated last week
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- Memory Mapped files in Fortran☆12Aug 22, 2025Updated 6 months ago
- ACM TODAES Best Paper Award, 2022☆34Oct 24, 2023Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- Framework for Extensible Asynchronous Task Scheduling☆13Sep 7, 2023Updated 2 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- An awesome curated list of languages and tools to program FPGAs☆73Jun 22, 2022Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆170Nov 7, 2023Updated 2 years ago