☆35Sep 10, 2024Updated last year
Alternatives and similar repositories for fpga-training
Users that are interested in fpga-training are comparing it to the libraries listed below
Sorting:
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- ☆25May 9, 2019Updated 6 years ago
- ☆16Apr 13, 2018Updated 7 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- ☆19Dec 3, 2019Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆125Nov 4, 2024Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago
- ☆60Aug 4, 2023Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25May 18, 2025Updated 9 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆62Dec 3, 2021Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 3 years ago
- ☆35Dec 12, 2021Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- ACM TODAES Best Paper Award, 2022☆32Oct 24, 2023Updated 2 years ago
- ☆29Oct 4, 2017Updated 8 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- An awesome curated list of languages and tools to program FPGAs☆73Jun 22, 2022Updated 3 years ago
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Apr 1, 2020Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37Jan 29, 2026Updated last month
- A C++ wrapper for the Apple metal-cpp library to make it easier to run compute kernels on the GPU☆10Jun 11, 2025Updated 8 months ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Cadence Audio Framework - Hostless☆13Apr 12, 2022Updated 3 years ago
- This is sound source definition file of Domino for Roland SD-80.☆10May 1, 2016Updated 9 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated last month
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆13Jun 26, 2025Updated 8 months ago