intel / fpga-trainingLinks
☆35Updated last year
Alternatives and similar repositories for fpga-training
Users that are interested in fpga-training are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- ☆87Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 4 months ago
- Next generation CGRA generator☆118Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 3 weeks ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- A OpenCL-based FPGA benchmark suite for HPC☆37Updated last week
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated last week
- ☆90Updated this week
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆74Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 10 months ago
- ☆15Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 7 months ago