EvgenyMuryshkin / qusocLinks
QuSoC demo projects and template
☆23Updated last year
Alternatives and similar repositories for qusoc
Users that are interested in qusoc are comparing it to the libraries listed below
Sorting:
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Updated last year
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- FPGA Development toolset☆20Updated 8 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Example projects for Quokka FPGA toolkit☆37Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 6 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- PMOD boards for ULX3S☆46Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Tools for FPGA development.☆48Updated 4 months ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated this week
- ☆27Updated 6 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Example of how to use UVM with Verilator☆28Updated 2 weeks ago
- ☆18Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- sample VCD files☆39Updated 3 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆34Updated 7 years ago