EvgenyMuryshkin / qusocLinks
QuSoC demo projects and template
☆22Updated last year
Alternatives and similar repositories for qusoc
Users that are interested in qusoc are comparing it to the libraries listed below
Sorting:
- Atom Hardware IDE☆13Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆19Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆32Updated 11 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Example projects for Quokka FPGA toolkit☆37Updated 2 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- ☆14Updated last year
- PMOD boards for ULX3S☆43Updated last year
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- ☆26Updated 5 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- A SoC for DOOM☆17Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago