QuSoC demo projects and template
☆24Mar 4, 2026Updated 4 months ago
Alternatives and similar repositories for qusoc
Users that are interested in qusoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Example projects for Quokka FPGA toolkit☆37Mar 4, 2026Updated 4 months ago
- ☆15Nov 3, 2023Updated 2 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An Open Source GNSS Software Defined Radio Library☆13Aug 23, 2025Updated 11 months ago
- fork of: a remix on the work of HarryFun's MorphingClock by imirel☆12Jul 25, 2019Updated 7 years ago
- A flexible, simple, yet powerful FPGA development board.☆17Feb 7, 2018Updated 8 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- A small ANSI C static library to control terminals compatible with ANSI/ISO/VT-100 control sequences.☆18May 5, 2021Updated 5 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SDR synthesized voice frequency marker generator for MW band☆16May 15, 2018Updated 8 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 5 months ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Small micro-coded RISC-V softcore☆15Nov 27, 2018Updated 7 years ago
- Document about design of a GNSS receiver☆14May 28, 2020Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- PlutoSDR / WebUSB PoC☆18Apr 22, 2020Updated 6 years ago
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆18May 26, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Read flash when CRP_LEVEL=1☆14Dec 26, 2022Updated 3 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- Saleae ARM Serial Wire Debug (SWD) Analyzer☆20Oct 23, 2023Updated 2 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆24Oct 8, 2020Updated 5 years ago
- Open Source AES☆31Oct 6, 2025Updated 9 months ago
- rtl_fl2k_433 - a generic data receiver and transmitter☆22Jul 12, 2019Updated 7 years ago
- C# / .NET Reactive Extensions (Rx) for LIDAR scanners☆10Jul 24, 2017Updated 9 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12Nov 26, 2021Updated 4 years ago
- Virtual Development Board☆64Nov 26, 2021Updated 4 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ☆25Nov 9, 2021Updated 4 years ago
- Audio (FSK / QPSK) bootloader for AVR projects☆23Apr 2, 2019Updated 7 years ago
- ☆10Jan 15, 2023Updated 3 years ago