EvgenyMuryshkin / qusoc
QuSoC demo projects and template
☆21Updated 8 months ago
Alternatives and similar repositories for qusoc:
Users that are interested in qusoc are comparing it to the libraries listed below
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- Simplified environment for litex☆14Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- a small simple slow serial FPGA core☆16Updated 3 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Atom Hardware IDE☆13Updated 3 years ago
- Icestudio collection for standard Input-Output in different devices☆14Updated 7 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated 11 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆20Updated 5 years ago
- A wishbone controlled FM transmitter hack☆21Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Löwe FPGA Board☆12Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆31Updated 7 months ago