EvgenyMuryshkin / qusocLinks
QuSoC demo projects and template
☆22Updated last year
Alternatives and similar repositories for qusoc
Users that are interested in qusoc are comparing it to the libraries listed below
Sorting:
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- a small simple slow serial FPGA core☆16Updated 4 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- GUI editor for hardware description designs☆28Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 4 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆32Updated 11 months ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- ☆26Updated 5 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Everything needed for ulx3s FPGA☆14Updated 4 years ago
- A bit-serial CPU☆19Updated 5 years ago
- A SoC for DOOM☆17Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 6 months ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago