QuSoC demo projects and template
☆24Mar 4, 2026Updated 8 months ago
Alternatives and similar repositories for qusoc
Users that are interested in qusoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Nov 3, 2023Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Example projects for Quokka FPGA toolkit☆37Mar 4, 2026Updated 8 months ago
- simple and cheap underwater sonar☆10Apr 27, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- ☆18Sep 2, 2020Updated 6 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated 2 years ago
- ☆17Apr 13, 2018Updated 8 years ago
- Virtual Development Board☆64Nov 26, 2021Updated 4 years ago
- An Open Source GNSS Software Defined Radio Library☆13Aug 23, 2025Updated last year
- Example project for the BRS-100-GW1NR9 FPGA development board.☆20Oct 19, 2026Updated 2 weeks ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- "I DON’T EVEN SEE THE CODE ANYMORE" - The Matrix. This is a clock that presents in a matrix-like format on an 8x8 RGB LED matrix. At fi…☆12Apr 22, 2026Updated 6 months ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- ☆12Jan 20, 2022Updated 4 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 10 years ago
- fork of: a remix on the work of HarryFun's MorphingClock by imirel☆12Jul 25, 2019Updated 7 years ago
- ☆17Feb 15, 2025Updated last year
- SDR synthesized voice frequency marker generator for MW band☆16May 15, 2018Updated 8 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- A small ANSI C static library to control terminals compatible with ANSI/ISO/VT-100 control sequences.☆18May 5, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Document about design of a GNSS receiver☆14May 28, 2020Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- Public site of Russian-speaking AGI community☆17Oct 26, 2026Updated last week
- ☆37Sep 19, 2024Updated 2 years ago
- FPGA Developer board repository☆25Oct 15, 2026Updated 2 weeks ago
- KoggerApp is an open-source hydrographic and survey software☆41Updated this week
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆18May 26, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A simple script to build open-source FPGA tools.☆55Oct 25, 2022Updated 4 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- C# / .NET Reactive Extensions (Rx) for LIDAR scanners☆10Jul 24, 2017Updated 9 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- my C Header-Only Libraries☆18Nov 26, 2024Updated last year
- Implementation of Read-Log-Update in Rust☆11Jan 8, 2020Updated 6 years ago
- Open Source AES☆31Oct 6, 2025Updated last year