chai-benchmarks / chai-fpgaLinks
Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures
☆11Updated 6 years ago
Alternatives and similar repositories for chai-fpga
Users that are interested in chai-fpga are comparing it to the libraries listed below
Sorting:
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆42Updated 3 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- The Task Parallel System Composer (TaPaSCo)☆111Updated 4 months ago
- Stencil with Optimized Dataflow Architecture☆17Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 2 months ago
- The University of Bristol HPC Simulation Engine☆99Updated 3 weeks ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- ☆30Updated 6 years ago
- The OpenPiton Platform☆29Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Updated 4 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- ☆87Updated last year
- ☆16Updated 4 years ago
- ☆13Updated 10 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Next generation CGRA generator☆114Updated this week
- ☆58Updated 2 years ago