chai-benchmarks / chai-fpgaLinks
Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures
☆11Updated 6 years ago
Alternatives and similar repositories for chai-fpga
Users that are interested in chai-fpga are comparing it to the libraries listed below
Sorting:
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- The Task Parallel System Composer (TaPaSCo)☆113Updated last week
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Updated 3 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆34Updated 9 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆16Updated last year
- ☆33Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- The University of Bristol HPC Simulation Engine☆101Updated 3 months ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- ☆14Updated 10 years ago
- ☆63Updated last year
- Memory consistency model checking and test generation library.☆15Updated 9 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆15Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 5 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last month
- A polyhedral compiler for hardware accelerators☆59Updated last year
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆17Updated 5 years ago
- ☆17Updated 4 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.☆24Updated 2 weeks ago
- BLAS implementation for Intel FPGA☆77Updated 5 years ago