xupsh / ccc2021Links
view at https://xupsh.github.io/ccc2021/
☆23Updated 3 years ago
Alternatives and similar repositories for ccc2021
Users that are interested in ccc2021 are comparing it to the libraries listed below
Sorting:
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 11 months ago
- An integrated CGRA design framework☆89Updated 2 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆13Updated last year
- eyeriss-chisel3☆40Updated 3 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆42Updated 6 months ago
- ☆24Updated 4 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- ☆26Updated last year
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- ☆65Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆35Updated 2 months ago
- ☆71Updated 5 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago