xupsh / ccc2021
view at https://xupsh.github.io/ccc2021/
☆24Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ccc2021
- An integrated CGRA design framework☆83Updated last week
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- ☆60Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- eyeriss-chisel3☆39Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆71Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆22Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆59Updated 4 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- An Open-Source Tool for CGRA Accelerators☆17Updated 7 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated 2 weeks ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆64Updated 11 months ago
- IC implementation of Systolic Array for TPU☆152Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- HLS implemented systolic array structure☆41Updated 7 years ago
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- ☆64Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆95Updated last year
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago