view at https://xupsh.github.io/ccc2021/
☆23Apr 16, 2022Updated 4 years ago
Alternatives and similar repositories for ccc2021
Users that are interested in ccc2021 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Dec 3, 2021Updated 4 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 6 years ago
- Implementation of Eulerian-on-Lagrangian Cloth Simulation on Siggraph 2018☆13Jul 23, 2019Updated 7 years ago
- ☆20Dec 3, 2019Updated 6 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- Tensorflow: Generalizing Across Domains via Cross-Gradient Training☆15May 11, 2018Updated 8 years ago
- ☆37Jun 1, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆18Sep 25, 2025Updated 10 months ago
- DAC System Design Contest 2020☆30Jun 11, 2020Updated 6 years ago
- ☆16Aug 6, 2022Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 8 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆32Jul 18, 2019Updated 7 years ago
- ☆14Mar 24, 2022Updated 4 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated 2 years ago
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 8 years ago
- RISC-V 32i Pipeline CPU and Assembler☆19May 6, 2022Updated 4 years ago
- 中文版 Parallel Programming for FPGAs☆771Aug 21, 2024Updated last year
- MOSFHET: Optimized Software for FHE over the Torus☆23Aug 24, 2025Updated 11 months ago
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆39Nov 25, 2019Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 7 years ago
- ☆35Jul 24, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆15Sep 23, 2025Updated 10 months ago
- 3D position based fluids implemented with Taichi.☆15Mar 28, 2023Updated 3 years ago
- FHE (CKKS, TFHE) end-to-end applications: HELR (logistic regression), ResNet-20, LSTM (RNN), bitonic sorting, DeepCNN-x☆18Aug 14, 2024Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆118Feb 22, 2021Updated 5 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 3 years ago
- For V8CTF M122☆14Aug 25, 2024Updated last year
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago