view at https://xupsh.github.io/ccc2021/
☆23Apr 16, 2022Updated 4 years ago
Alternatives and similar repositories for ccc2021
Users that are interested in ccc2021 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Dec 3, 2021Updated 4 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- Sample file system code☆16Nov 21, 2011Updated 14 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- Chinese Guide for Alveo Getting Started☆13May 18, 2020Updated 6 years ago
- ☆20Dec 3, 2019Updated 6 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- ☆37Jun 1, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆18Sep 25, 2025Updated last year
- DAC System Design Contest 2020☆30Jun 11, 2020Updated 6 years ago
- ☆16Aug 6, 2022Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 9 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆32Jul 18, 2019Updated 7 years ago
- ☆14Mar 24, 2022Updated 4 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated 2 years ago
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- Updated version of the XUP Workshops☆19Aug 10, 2018Updated 8 years ago
- RISC-V 32i Pipeline CPU and Assembler☆19May 6, 2022Updated 4 years ago
- 中文版 Parallel Programming for FPGAs☆773Aug 21, 2024Updated 2 years ago
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆39Nov 25, 2019Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 7 years ago
- ☆35Jul 24, 2019Updated 7 years ago
- Fully Homomorphic Encryption Compiler☆20Jan 27, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FHE (CKKS, TFHE) end-to-end applications: HELR (logistic regression), ResNet-20, LSTM (RNN), bitonic sorting, DeepCNN-x☆18Aug 14, 2024Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆120Feb 22, 2021Updated 5 years ago
- For V8CTF M122☆14Aug 25, 2024Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- ☆13Jul 14, 2020Updated 6 years ago
- Some simple attempts at building GeNN models☆10Oct 10, 2025Updated 11 months ago
- Simple extension to export snippets to org-mode and vice versa☆13Jan 11, 2021Updated 5 years ago