maltanar / fpga-booleanring-bfsLinks
Hybrid BFS on Xilinx Zynq
☆18Updated 10 years ago
Alternatives and similar repositories for fpga-booleanring-bfs
Users that are interested in fpga-booleanring-bfs are comparing it to the libraries listed below
Sorting:
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- DASS HLS Compiler☆29Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago
- ☆23Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆13Updated 3 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- A parallel and distributed simulator for thousand-core chips☆25Updated 7 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Updated 6 years ago