Alternatives and similar repositories for RPCNIC:

Users that are interested in RPCNIC are comparing it to the libraries listed below

• utnslab / RingleaderNIC
  ☆14Updated 2 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆74Updated 3 years ago
• clusterfarmem / cfm
  Cluster Far Mem, framework to execute single job and multi job experiments using fastswap
  ☆21Updated last year
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆49Updated 8 months ago
• smartnickit-project / smartnic-bench
  A rust-based benchmark for BlueField SmartNICs.
  ☆28Updated last year
• platformxlab / G10
  ☆36Updated last year
• PSAL-POSTECH / M2NDP-public
  A Cycle-level simulator for M2NDP
  ☆27Updated this week
• barabanshek / Dagger
  HW/SW co-designed end-host RPC stack
  ☆20Updated 3 years ago
• spypaul / MQSim_CXL_Linux
  ☆26Updated last year
• project-kona / asplos21-ae
  ☆30Updated 4 years ago
• rishucoding / reproduce_MICRO24_GPU_DLRM_inference
  Sharing the codebase and steps for artifact evaluation/reproduction for MICRO 2024 paper
  ☆9Updated 8 months ago
• Sys-KU / AutoTiering
  [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆44Updated 3 years ago
• AIS-SNU / Optimus-CC
  [ASPLOS'23] Optimus-CC: Efficient Large NLP Model Training with 3D Parallelism Aware Communication Compression
  ☆6Updated 8 months ago
• madsys-dev / smart
  Scaling Up Memory Disaggregated Applications with SMART
  ☆27Updated last year
• Amit-P89 / -DRackSim
  Pin based tool for simulation of rack-scale disaggregated memory systems
  ☆18Updated 2 months ago
• BorisPis / nicmem-asplos22-artifact
  ☆15Updated last year
• bsc-mem / Mess-simulator
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆24Updated this week
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆34Updated 3 years ago
• casys-kaist / HUVM
  ☆23Updated 2 years ago
• takahiro-hirofuchi / mesmeric-emulator
  MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies
  ☆10Updated 4 years ago
• casys-kaist / AMP
  Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems
  ☆13Updated 3 years ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆24Updated last year
• wegul / EDM
  An EDM-enabled PHY + a rack-level network simulator
  ☆10Updated 4 months ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 3 years ago
• WangYaohuii / CXL-SSD-Sim
  A Full-System Simulator for CXL-Based SSD Memory System
  ☆22Updated 4 months ago
• wilkening-mark / RecSSD-OpenSSDFirmware
  ☆7Updated 4 years ago
• csl-iisc / GPM-ASPLOS22
  ☆33Updated 10 months ago
• AIS-SNU / PID-Comm
  ☆23Updated 5 months ago
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆27Updated last year
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆18Updated last year