RC4ML / RPCNICLinks
RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]
☆11Updated 9 months ago
Alternatives and similar repositories for RPCNIC
Users that are interested in RPCNIC are comparing it to the libraries listed below
Sorting:
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆57Updated last year
- ☆15Updated 2 months ago
- ☆14Updated 2 years ago
- A Cycle-level simulator for M2NDP☆30Updated last month
- ☆29Updated 2 years ago
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆47Updated 3 years ago
- A rust-based benchmark for BlueField SmartNICs.☆29Updated 2 years ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation☆92Updated 2 weeks ago
- CAM: Asynchronous GPU-Initiated, CPU-Managed SSD Management for Batching Storage Access [ICDE'25]☆12Updated 6 months ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- ☆31Updated 4 years ago
- ☆40Updated 2 years ago
- Ensō is a high-performance streaming interface for NIC-application communication.☆75Updated 3 weeks ago
- ☆26Updated 10 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆38Updated 2 months ago
- Sharing the codebase and steps for artifact evaluation for ISCA 2023 paper☆15Updated last year
- Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking☆22Updated 2 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆32Updated 9 months ago
- ☆24Updated 4 years ago
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Updated last year
- VANS: A validated NVRAM simulator☆27Updated last year
- Cluster simulator with far memory☆12Updated 5 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆29Updated 6 months ago
- ☆20Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆19Updated 2 years ago