Maxwellhyh / AMD_AECG_Summer_School_ProjectsLinks
☆16Updated 3 years ago
Alternatives and similar repositories for AMD_AECG_Summer_School_Projects
Users that are interested in AMD_AECG_Summer_School_Projects are comparing it to the libraries listed below
Sorting:
- ☆63Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- ☆56Updated 2 years ago
- The second place winner for DAC-SDC 2020☆98Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆172Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆85Updated 3 years ago
- 可运行☆39Updated 3 years ago
- FPGA☆159Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 4 years ago
- ☆33Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆143Updated 7 months ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- ☆26Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆155Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- some interesting demos for starters☆91Updated 3 years ago
- 中文:☆107Updated 6 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆84Updated 9 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆68Updated 11 months ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 4 years ago
- ☆11Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago