Maxwellhyh / AMD_AECG_Summer_School_ProjectsLinks
☆16Updated 3 years ago
Alternatives and similar repositories for AMD_AECG_Summer_School_Projects
Users that are interested in AMD_AECG_Summer_School_Projects are comparing it to the libraries listed below
Sorting:
- ☆63Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago
- ☆32Updated 4 years ago
- ☆55Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- ☆26Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆198Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- FPGA☆160Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- ☆11Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆74Updated 7 months ago
- 可运行☆37Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- ☆14Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- The CNN based on the Xilinx Vivado HLS☆37Updated 4 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆84Updated 7 months ago
- some interesting demos for starters☆85Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆82Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- ☆10Updated 3 years ago