Maxwellhyh / AMD_AECG_Summer_School_ProjectsLinks
☆16Updated 3 years ago
Alternatives and similar repositories for AMD_AECG_Summer_School_Projects
Users that are interested in AMD_AECG_Summer_School_Projects are comparing it to the libraries listed below
Sorting:
- ☆63Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆31Updated 3 years ago
- ☆33Updated 4 years ago
- ☆56Updated 2 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- some interesting demos for starters☆94Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago
- ☆26Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- The second place winner for DAC-SDC 2020☆99Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆157Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 5 years ago
- 可运行☆38Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Updated 7 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆119Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆179Updated 2 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆88Updated 3 years ago
- ☆11Updated last year
- 一个开源的FPGA神经网络加速器。☆186Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆68Updated last year
- ☆14Updated 2 years ago
- FPGA☆159Updated last year