☆16Aug 6, 2022Updated 3 years ago
Alternatives and similar repositories for AMD_AECG_Summer_School_Projects
Users that are interested in AMD_AECG_Summer_School_Projects are comparing it to the libraries listed below
Sorting:
- ☆62Sep 22, 2022Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆19Aug 11, 2022Updated 3 years ago
- ☆18Sep 25, 2025Updated 5 months ago
- Code of the paper "Degradation Estimation Recurrent Neural Network with Local and Non-Local Priors for Compressive Spectral Imaging"☆24Jan 6, 2024Updated 2 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- ☆24Dec 3, 2021Updated 4 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- reconstruction algorithms for snapshot compressive imaging☆26Jul 23, 2023Updated 2 years ago
- ☆26Jun 28, 2021Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- Official code of the paper "Learning to Reduce Information Bottleneck for Object Detection in Aerial Images"☆11Jul 31, 2023Updated 2 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆87Jun 29, 2023Updated 2 years ago
- Plug-and-Play Algorithms for Video Snapshot Compressive Imaging (TPAMI 2022)☆41Jan 12, 2021Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Examples for integrating the AIHelp iOS SDK in your app.☆15Feb 10, 2026Updated 3 weeks ago
- AMD Xilinx University Program Embedded tutorial☆46Feb 18, 2023Updated 3 years ago
- ☆13Aug 22, 2018Updated 7 years ago
- [ECCV 2024] Hierarchical Separable Video Transformer for Snapshot Compressive Imaging☆10Mar 19, 2025Updated 11 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- Real-time implementation of the star pattern recognition technique based on rotation-invariant additive vector sequence☆10Jan 31, 2021Updated 5 years ago
- Canny Edge detector algorith optimized on the Programmable Logic (HW) of the Zynq-7000 FPGA Architecture☆12Jun 3, 2020Updated 5 years ago
- AMD University Program HLS tutorial☆124Oct 28, 2024Updated last year
- Vitis 部署加速器工作流介绍☆11Jan 10, 2025Updated last year
- ☆11Aug 12, 2020Updated 5 years ago
- ☆11Apr 15, 2024Updated last year
- ☆16Jul 28, 2021Updated 4 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 3 years ago
- ☆11Sep 3, 2022Updated 3 years ago
- ELP-Unfolding☆12Nov 29, 2024Updated last year
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- simplest online-softmax notebook for explain Flash Attention☆16Jan 27, 2026Updated last month
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Notebooks for the HE introduction☆10Sep 11, 2020Updated 5 years ago
- RISC-V Integrated Matrix Development Repository☆21Mar 2, 2026Updated last week
- Verilog program☆16Jul 27, 2020Updated 5 years ago