Maxwellhyh / AMD_AECG_Summer_School_ProjectsLinks
☆16Updated 3 years ago
Alternatives and similar repositories for AMD_AECG_Summer_School_Projects
Users that are interested in AMD_AECG_Summer_School_Projects are comparing it to the libraries listed below
Sorting:
- ☆63Updated 3 years ago
- ☆32Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- ☆26Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆134Updated 5 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- some interesting demos for starters☆85Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆81Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆14Updated 2 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆194Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆168Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆17Updated last year
- ☆42Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆95Updated 8 months ago
- 可运行☆37Updated 3 years ago
- ☆119Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- ☆55Updated 2 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago