Maxwellhyh / AMD_AECG_Summer_School_ProjectsView external linksLinks
☆16Aug 6, 2022Updated 3 years ago
Alternatives and similar repositories for AMD_AECG_Summer_School_Projects
Users that are interested in AMD_AECG_Summer_School_Projects are comparing it to the libraries listed below
Sorting:
- ☆62Sep 22, 2022Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆19Aug 11, 2022Updated 3 years ago
- ☆18Sep 25, 2025Updated 4 months ago
- ☆24Dec 3, 2021Updated 4 years ago
- ☆21Oct 26, 2022Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- A Simple and Efficient Reconstruction Backbone for Snapshot Compressive Imaging☆25Apr 18, 2023Updated 2 years ago
- reconstruction algorithms for snapshot compressive imaging☆26Jul 23, 2023Updated 2 years ago
- ☆26Jun 28, 2021Updated 4 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- Official code of the paper "Learning to Reduce Information Bottleneck for Object Detection in Aerial Images"☆11Jul 31, 2023Updated 2 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆87Jun 29, 2023Updated 2 years ago
- Plug-and-Play Algorithms for Video Snapshot Compressive Imaging (TPAMI 2022)☆41Jan 12, 2021Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Real-time implementation of the star pattern recognition technique based on rotation-invariant additive vector sequence☆10Jan 31, 2021Updated 5 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- ☆13Aug 22, 2018Updated 7 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- Canny Edge detector algorith optimized on the Programmable Logic (HW) of the Zynq-7000 FPGA Architecture☆12Jun 3, 2020Updated 5 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- ☆10May 26, 2023Updated 2 years ago
- AMD University Program HLS tutorial☆123Oct 28, 2024Updated last year
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- ☆11Aug 12, 2020Updated 5 years ago
- 想打造一个全能的翻译，但并不全能，甚至全不能。。☆10Feb 1, 2025Updated last year
- ELP-Unfolding☆12Nov 29, 2024Updated last year
- ☆16Jul 28, 2021Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 3 years ago
- ☆11Apr 15, 2024Updated last year
- Vitis 部署加速器工作流介绍☆11Jan 10, 2025Updated last year
- ☆11Sep 3, 2022Updated 3 years ago
- Verilog program☆16Jul 27, 2020Updated 5 years ago
- RISC-V Integrated Matrix Development Repository☆21Jan 22, 2026Updated 3 weeks ago
- TFHE is a popular algorithm for homomorphic encryption. Staring with a C/C++ specification of TFHE to be provided, This project rewrite t…☆20May 27, 2024Updated last year
- ☆12Jul 20, 2022Updated 3 years ago
- The Demo that was presented at FCCM.☆16Aug 16, 2018Updated 7 years ago
- ☆13Mar 24, 2020Updated 5 years ago