Maxwellhyh / AMD_AECG_Summer_School_ProjectsLinks
☆16Updated 3 years ago
Alternatives and similar repositories for AMD_AECG_Summer_School_Projects
Users that are interested in AMD_AECG_Summer_School_Projects are comparing it to the libraries listed below
Sorting:
- ☆62Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- ☆54Updated 2 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year
- ☆14Updated 2 years ago
- 可运行☆35Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆159Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 6 years ago
- FPGA☆158Updated last year
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- ☆26Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆246Updated last year
- FPGA实现动态图像识别☆21Updated 5 years ago
- ☆113Updated 5 years ago
- ☆10Updated 3 years ago
- some interesting demos for starters☆82Updated 2 years ago
- ☆31Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago