ucb-bar / dosaLinks
DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
☆15Updated 9 months ago
Alternatives and similar repositories for dosa
Users that are interested in dosa are comparing it to the libraries listed below
Sorting:
- ☆41Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆35Updated 2 months ago
- ☆33Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- ☆10Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆54Updated 2 months ago
- ☆28Updated 3 years ago
- ☆25Updated last year
- agile hardware-software co-design☆50Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆30Updated 8 months ago
- ☆56Updated 3 months ago
- Heterogenous ML accelerator☆18Updated 2 months ago
- ☆28Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆58Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆14Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆50Updated 3 months ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago