ucb-bar / dosaLinks
DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
☆18Updated last year
Alternatives and similar repositories for dosa
Users that are interested in dosa are comparing it to the libraries listed below
Sorting:
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆75Updated 6 months ago
- ☆12Updated last year
- ☆32Updated 4 years ago
- ☆41Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆28Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- ☆10Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆41Updated 2 years ago
- ☆60Updated 7 months ago
- ☆25Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆101Updated 6 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated 3 weeks ago
- ☆49Updated 2 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆46Updated 2 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆29Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆90Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- ACM TODAES Best Paper Award, 2022☆30Updated 2 years ago
- ☆33Updated 4 years ago