lesliepy99 / RAG-EDA
☆13Updated last month
Alternatives and similar repositories for RAG-EDA
Users that are interested in RAG-EDA are comparing it to the libraries listed below
Sorting:
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆24Updated 10 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆38Updated 3 weeks ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆53Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 7 months ago
- ☆15Updated last year
- GNN-RE datasets for circuit recognition☆45Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 2 years ago
- ☆52Updated 7 months ago
- ☆56Updated last month
- Simple Python interface for ABC☆23Updated last year
- ☆43Updated 2 years ago
- Datasets for EDA LLM research☆23Updated 4 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆23Updated 10 months ago
- Awesome machine learning for logic synthesis☆26Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆10Updated last month
- ☆25Updated last year
- ☆71Updated 5 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 7 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆40Updated this week
- ☆29Updated last year
- LLM4HWDesign Starting Toolkit☆17Updated 7 months ago
- ☆80Updated last month
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆13Updated last year
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆58Updated last year
- ☆192Updated 10 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated 7 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆13Updated last month