lesliepy99 / RAG-EDALinks
☆15Updated 4 months ago
Alternatives and similar repositories for RAG-EDA
Users that are interested in RAG-EDA are comparing it to the libraries listed below
Sorting:
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆29Updated 3 months ago
- GNN-RE datasets for circuit recognition☆52Updated 2 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆43Updated 3 weeks ago
- Datasets for EDA LLM research☆32Updated 7 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆61Updated last month
- ☆90Updated 2 months ago
- ☆74Updated last week
- ☆15Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆127Updated 9 months ago
- Simple Python interface for ABC☆23Updated 2 years ago
- ☆11Updated 2 years ago
- ☆225Updated last year
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆65Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆58Updated 4 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆167Updated 2 months ago
- ☆53Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- ☆31Updated last year
- ☆23Updated 9 months ago
- ☆19Updated 2 years ago
- ☆179Updated 10 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆23Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- ☆24Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆220Updated 6 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆22Updated 10 months ago
- ☆25Updated 4 months ago