lesliepy99 / RAG-EDA
☆13Updated 7 months ago
Alternatives and similar repositories for RAG-EDA:
Users that are interested in RAG-EDA are comparing it to the libraries listed below
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆44Updated last year
- LLM4HWDesign Starting Toolkit☆17Updated 4 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆26Updated last week
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆19Updated 7 months ago
- ☆14Updated last year
- GNN-RE datasets for circuit recognition☆41Updated last year
- Datasets for EDA LLM research☆20Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆123Updated 4 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆21Updated 2 years ago
- ☆25Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆41Updated 5 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆27Updated last year
- ☆49Updated 4 months ago
- ☆41Updated this week
- ☆39Updated last year
- ☆158Updated 7 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆19Updated 7 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- An open-source benchmark for generating design RTL with natural language☆86Updated 3 months ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆51Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆11Updated 8 months ago
- Simple Python interface for ABC☆24Updated last year
- ☆69Updated 2 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 5 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 6 months ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆10Updated last year
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆62Updated 3 months ago