lesliepy99 / RAG-EDALinks
☆15Updated 3 months ago
Alternatives and similar repositories for RAG-EDA
Users that are interested in RAG-EDA are comparing it to the libraries listed below
Sorting:
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 9 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆58Updated last week
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆28Updated last month
- GNN-RE datasets for circuit recognition☆49Updated 2 years ago
- Simple Python interface for ABC☆23Updated 2 years ago
- ☆65Updated 3 months ago
- Datasets for EDA LLM research☆30Updated 6 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆42Updated 2 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆86Updated 3 weeks ago
- ☆217Updated last year
- ☆52Updated last month
- ☆15Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last month
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆59Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆163Updated last month
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- ☆30Updated last year
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆175Updated last year
- An open-source benchmark for generating design RTL with natural language☆121Updated 8 months ago
- ☆43Updated 2 years ago
- ☆23Updated 8 months ago
- ☆25Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆69Updated last month
- ☆73Updated last month
- ☆18Updated 2 years ago