lesliepy99 / RAG-EDALinks
☆16Updated 7 months ago
Alternatives and similar repositories for RAG-EDA
Users that are interested in RAG-EDA are comparing it to the libraries listed below
Sorting:
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 3 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆70Updated 4 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆35Updated 6 months ago
- ☆99Updated 3 months ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆187Updated last year
- ☆77Updated 5 months ago
- Datasets for EDA LLM research☆35Updated 10 months ago
- ☆23Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆173Updated 5 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆46Updated 2 months ago
- GNN-RE datasets for circuit recognition☆54Updated 2 years ago
- Simple Python interface for ABC☆26Updated 2 years ago
- ☆92Updated 4 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆27Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆16Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- ☆55Updated 5 months ago
- ☆13Updated 2 years ago
- ☆31Updated 2 years ago
- ☆27Updated last year
- ☆251Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆82Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆143Updated 5 months ago
- ☆46Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆142Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆55Updated 5 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆15Updated 2 years ago
- ☆31Updated 3 years ago