Daikon-Sun / Routing-Visualization
Routing Visualization for Physical Design
☆19Updated 6 years ago
Alternatives and similar repositories for Routing-Visualization:
Users that are interested in Routing-Visualization are comparing it to the libraries listed below
- VLSI EDA Global Router☆71Updated 7 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- DATC RDF☆49Updated 4 years ago
- EDA physical synthesis optimization kit☆51Updated last year
- Open Source Detailed Placement engine☆36Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 5 years ago
- ☆25Updated 2 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 8 months ago
- A parallel global router using the Galois framework☆27Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆52Updated 4 months ago
- UCSD Detailed Router☆84Updated 4 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 8 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆154Updated 3 months ago
- Power grid analysis☆19Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆17Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- Optimal gate sizing of digital circuits using geometric programming☆9Updated 8 years ago
- SMT-based-STDCELL-Layout-Generator☆17Updated 3 years ago
- IDEA project source files☆104Updated 4 months ago