Routing Visualization for Physical Design
☆20Dec 24, 2018Updated 7 years ago
Alternatives and similar repositories for Routing-Visualization
Users that are interested in Routing-Visualization are comparing it to the libraries listed below
Sorting:
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 6 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆46Dec 24, 2018Updated 7 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Graph your gate-level verilog code as a directed graph!☆18Nov 3, 2020Updated 5 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- CUDA program to find the tallest possible cacti in Minecraft.☆10Jan 1, 2024Updated 2 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- Development of a virtual quadruped robot using OpenAI & Mujoco☆17Feb 15, 2023Updated 3 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- ☆15Apr 26, 2021Updated 4 years ago
- EDA Analytics Central☆17Dec 8, 2022Updated 3 years ago
- Qute: a dependency learning QBF solver.☆14Dec 19, 2025Updated 2 months ago
- Integration and Supervisory control of Autonomous Robots☆19Updated this week
- Code for the NeurIPS 2020 paper Efficient Exact Verification of Binarized Neural Networks☆13Jun 30, 2022Updated 3 years ago
- ☆15Dec 30, 2025Updated 2 months ago
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 8 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- ☆15Nov 9, 2022Updated 3 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆16Jan 5, 2022Updated 4 years ago
- symbolic reachability checker☆23Sep 23, 2021Updated 4 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- Memory consistency model checking and test generation library.☆16Oct 14, 2016Updated 9 years ago
- Intrepyd Model Checker☆18Nov 5, 2021Updated 4 years ago
- ☆16May 11, 2018Updated 7 years ago