Daikon-Sun / Routing-VisualizationLinks
Routing Visualization for Physical Design
☆19Updated 6 years ago
Alternatives and similar repositories for Routing-Visualization
Users that are interested in Routing-Visualization are comparing it to the libraries listed below
Sorting:
- VLSI EDA Global Router☆73Updated 7 years ago
- DATC RDF☆50Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- A LEF/DEF Utility.☆30Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- ☆25Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 10 months ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 4 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- A parallel global router using the Galois framework☆29Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆48Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- UCSD Detailed Router☆87Updated 4 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆16Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- ☆24Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- ☆30Updated 4 years ago