Alternatives and similar repositories for Routing-Visualization

Users that are interested in Routing-Visualization are comparing it to the libraries listed below

• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆31Updated 5 years ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆51Updated 4 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆73Updated 7 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 5 years ago
• lrakai / gate-sizing
  Optimal gate sizing of digital circuits using geometric programming
  ☆11Updated 8 years ago
• cgfandia / PathfinderAlgorithm
  Pathfinder routing algorithm practice
  ☆15Updated 8 years ago
• panhomyoung / phySAT
  Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.
  ☆16Updated last year
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆18Updated 4 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆56Updated 4 years ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆52Updated last year
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆29Updated 2 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆31Updated 5 years ago
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆38Updated 5 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆59Updated last week
• ABKGroup / RosettaStone
  ☆25Updated 2 years ago
• ycunxi / FLowGen-CNNs-DAC18
  ☆15Updated 7 years ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆135Updated 2 years ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆137Updated 2 years ago
• laiyao1 / ArithTreeRL
  The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
  ☆13Updated 9 months ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆19Updated 6 months ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆56Updated 2 years ago
• IntelLabs / parsac
  This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm
  ☆15Updated last month
• masc-ucsc / anubis
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Updated 4 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆172Updated last month
• EDAAC / EDAAC
  EDA Analytics Central
  ☆16Updated 2 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆89Updated 4 years ago
• haiguanl / GlobalRoutingProblemGenerator
  Benchmark Generator for Global Routing
  ☆12Updated 5 years ago
• The-OpenROAD-Project / PDNSim
  Power grid analysis
  ☆19Updated 4 years ago
• nbulsi / also
  A logic synthesis tool
  ☆74Updated last week