google / skywater-pdk-libs-sky130_fd_sc_hdLinks
"High density" digital standard cells for SKY130 provided by SkyWater.
☆16Updated 2 years ago
Alternatives and similar repositories for skywater-pdk-libs-sky130_fd_sc_hd
Users that are interested in skywater-pdk-libs-sky130_fd_sc_hd are comparing it to the libraries listed below
Sorting:
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆13Updated 4 years ago
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- Primitives for SKY130 provided by SkyWater.☆26Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆40Updated 3 months ago
- ☆10Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- ☆17Updated last year
- ☆16Updated 7 months ago
- The source code that empowers OpenROAD Cloud☆12Updated 4 years ago
- Home of the Advanced Interface Bus (AIB) specification.☆52Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆52Updated last year
- Random ideas and interesting ideas for things we hope to eventually do.☆87Updated 3 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆34Updated 7 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆36Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 4 months ago
- Logic synthesis and ABC based optimization☆49Updated 3 weeks ago
- Useful utilities for BAR projects☆31Updated last year
- This is the Verilog 2005 parser used by VerilogCreator☆12Updated 6 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆13Updated 2 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆38Updated 3 years ago