Alternatives and similar repositories for skywater-pdk-libs-sky130_fd_sc_hd

Users that are interested in skywater-pdk-libs-sky130_fd_sc_hd are comparing it to the libraries listed below

• google / skywater-pdk-actions
  GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk
  ☆15Updated 4 years ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_io
  IO and periphery cells for the GF180MCU provided by GlobalFoundries.
  ☆14Updated 3 years ago
• google / skywater-pdk-libs-sky130_fd_bd_sram
  SRAM build space for SKY130 provided by SkyWater.
  ☆24Updated 4 years ago
• google / skywater-pdk-libs-sky130_fd_io
  IO and periphery cells for SKY130 provided by SkyWater.
  ☆13Updated 2 years ago
• google / globalfoundries-pdk-ip-gf180mcu_fd_ip_sram
  SRAM macros created for the GF180MCU provided by GlobalFoundries.
  ☆18Updated 2 years ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0
  9 track standard cells for GF180MCU provided by GlobalFoundries.
  ☆18Updated 3 years ago
• google / skywater-pdk-libs-sky130_fd_pr
  Primitives for SKY130 provided by SkyWater.
  ☆31Updated last year
• google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0
  7 track standard cells for GF180MCU provided by GlobalFoundries.
  ☆27Updated 3 years ago
• google / globalfoundries-pdks
  Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.
  ☆51Updated 3 years ago
• google / verilogpp
  ☆17Updated last year
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆55Updated 2 years ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆47Updated this week
• google / skywater-pdk-libs-sky130_bag3_pr
  BAG (BAG AMS Generator) Primitives Library for SKY130
  ☆19Updated 2 years ago
• phthinh / soric_project
  Source-Opened RISCV for Crypto
  ☆18Updated 3 years ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆120Updated 2 years ago
• chiphackers / covered
  Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…
  ☆32Updated 7 years ago
• google / skywater-pdk-libs-sky130_fd_pr_reram
  SKY130 ReRAM and examples (SkyWater Provided)
  ☆42Updated 3 years ago
• f4pga / ideas
  Random ideas and interesting ideas for things we hope to eventually do.
  ☆86Updated 3 years ago
• chipsalliance / verible-linter-action
  Automatic SystemVerilog linting in github actions with the help of Verible
  ☆36Updated last year
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Updated 3 years ago
• chipsalliance / python-fpga-interchange
  Python interface to FPGA interchange format
  ☆41Updated 3 years ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆51Updated 10 years ago
• google / open-source-pdks
  Index of the fully open source process design kits (PDKs) maintained by Google.
  ☆108Updated 3 years ago
• google / skywater-pdk-sky130-raw-data
  Raw data collected about the SKY130 process technology.
  ☆59Updated 2 years ago
• efabless / caravel_mgmt_soc_litex
  https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/
  ☆28Updated 11 months ago
• rochus-keller / Verilog
  This is the Verilog 2005 parser used by VerilogCreator
  ☆15Updated 6 years ago
• olofk / fusesocotb
  Quick'n'dirty FuseSoC+cocotb example
  ☆19Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 5 months ago
• efabless / caravel-lite
  ☆17Updated last year
• chipsalliance / AIB-specification
  Home of the Advanced Interface Bus (AIB) specification.
  ☆58Updated 3 years ago