google / skywater-pdk-libs-sky130_fd_sc_hd
"High density" digital standard cells for SKY130 provided by SkyWater.
☆16Updated 2 years ago
Alternatives and similar repositories for skywater-pdk-libs-sky130_fd_sc_hd:
Users that are interested in skywater-pdk-libs-sky130_fd_sc_hd are comparing it to the libraries listed below
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆13Updated 3 years ago
- Primitives for SKY130 provided by SkyWater.☆25Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆13Updated 2 years ago
- IO and periphery cells for SKY130 provided by SkyWater.☆10Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated 2 years ago
- ☆38Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 11 months ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆18Updated last year
- ☆36Updated 2 years ago
- ☆17Updated 11 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆38Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆48Updated 8 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆51Updated last year
- ☆46Updated last month
- Logic synthesis and ABC based optimization☆49Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆62Updated 11 months ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 3 months ago
- The source code that empowers OpenROAD Cloud☆12Updated 4 years ago
- FPGA tool performance profiling☆102Updated last year