google / skywater-pdk-libs-sky130_fd_sc_hdView external linksLinks
"High density" digital standard cells for SKY130 provided by SkyWater.
☆23Feb 22, 2023Updated 2 years ago
Alternatives and similar repositories for skywater-pdk-libs-sky130_fd_sc_hd
Users that are interested in skywater-pdk-libs-sky130_fd_sc_hd are comparing it to the libraries listed below
Sorting:
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- Primitives for SKY130 provided by SkyWater.☆37Mar 9, 2024Updated last year
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- ☆17Nov 4, 2024Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 2 years ago
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 3 weeks ago
- ☆11Nov 18, 2025Updated 2 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 10 months ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Bazel build rules for compiling Verilog☆21Mar 4, 2024Updated last year
- ☆19Oct 28, 2024Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- ☆45Feb 25, 2025Updated 11 months ago
- Yocto project for Xuantie RISC-V CPU☆40Aug 8, 2025Updated 6 months ago
- ☆86Nov 7, 2022Updated 3 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated 3 weeks ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- EDA wiki☆53Mar 1, 2023Updated 2 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- Raw data collected about the SKY130 process technology.☆61May 7, 2023Updated 2 years ago
- NumJS -- A JavaScript library for numerical computing☆34Feb 17, 2015Updated 11 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Mar 28, 2025Updated 10 months ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Feb 10, 2026Updated last week
- ☆122May 11, 2023Updated 2 years ago
- ☆10Feb 8, 2016Updated 10 years ago