nvdla / vp_awsfpga
Virtual Platform for AWS FPGA support
☆15Updated 5 years ago
Related projects: ⓘ
- Basic Common Modules☆34Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆55Updated 7 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 2 months ago
- ☆51Updated 2 years ago
- ☆19Updated this week
- ☆42Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆28Updated 6 months ago
- LIS Network-on-Chip Implementation☆28Updated 8 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 2 months ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated 4 months ago
- ☆15Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆32Updated 6 years ago
- Open Source PHY v2☆23Updated 4 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- ☆35Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆17Updated 7 years ago
- The multi-core cluster of a PULP system.☆55Updated this week
- Facilitates building open source tools for working with hardware description languages (HDLs)☆61Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆66Updated 4 months ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- FPGA reference design for the the Swerv EH1 Core☆65Updated 4 years ago
- 👾 Design ∪ Hardware☆72Updated 11 months ago
- IP-core package generator for AXI4/Avalon☆21Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆57Updated 5 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆47Updated 8 years ago