Virtual Platform for AWS FPGA support
☆16Oct 19, 2018Updated 7 years ago
Alternatives and similar repositories for vp_awsfpga
Users that are interested in vp_awsfpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The source code that empowers OpenROAD Cloud☆13Jun 29, 2020Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated last month
- ☆15Jul 28, 2022Updated 3 years ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 7 years ago
- Learn and build GPU RTL from scratch☆20Aug 1, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆21Dec 11, 2025Updated 4 months ago
- ☆15Jan 11, 2024Updated 2 years ago
- A Node-RED Project containing flows from cookbook.nodered.org☆11Feb 14, 2019Updated 7 years ago
- ☆12Feb 9, 2020Updated 6 years ago
- Extended and external tests for Verilator testing☆18Apr 23, 2026Updated 2 weeks ago
- Reinforcement learning on an Arduino to control an arm☆13Sep 19, 2017Updated 8 years ago
- Coarse Grained Reconfigurable Array☆20Apr 15, 2026Updated 3 weeks ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- ☆10Jun 11, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The multi-core cluster of a PULP system.☆113Apr 29, 2026Updated last week
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆38Jul 9, 2021Updated 4 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Real-Time Image Processing for ASIC/FGPA☆25Feb 23, 2022Updated 4 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆18Oct 16, 2019Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Nov 21, 2016Updated 9 years ago
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆133Apr 28, 2026Updated last week
- Simple PowerShell script to access COM Port.☆10Mar 3, 2023Updated 3 years ago
- An open-source Simulation Trace Format specification☆16Nov 12, 2025Updated 5 months ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- my dwm build☆14Feb 23, 2023Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆87Feb 5, 2026Updated 3 months ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago