Virtual Platform for AWS FPGA support
☆16Oct 19, 2018Updated 7 years ago
Alternatives and similar repositories for vp_awsfpga
Users that are interested in vp_awsfpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆42Oct 26, 2021Updated 4 years ago
- The source code that empowers OpenROAD Cloud☆15Jun 29, 2020Updated 6 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆39Sep 21, 2026Updated 3 weeks ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 8 years ago
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆15Jan 11, 2024Updated 2 years ago
- ☆12Feb 9, 2020Updated 6 years ago
- ☆10Jun 11, 2016Updated 10 years ago
- Extended and external tests for Verilator testing☆19Oct 6, 2026Updated last week
- Reinforcement learning on an Arduino to control an arm☆13Sep 19, 2017Updated 9 years ago
- Coarse Grained Reconfigurable Array Generator☆22Sep 16, 2026Updated last month
- The multi-core cluster of a PULP system.☆121Oct 5, 2026Updated last week
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆38Jul 9, 2021Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆15Jul 28, 2022Updated 4 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆29Sep 30, 2026Updated 2 weeks ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆54Nov 21, 2016Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 6 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆27Dec 11, 2025Updated 10 months ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 7 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Real-Time Image Processing for ASIC/FGPA☆29Feb 23, 2022Updated 4 years ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 4 months ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 6 years ago
- my dwm build☆14Feb 23, 2023Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆140Updated this week
- Data analysis of chess data☆23Jan 1, 2022Updated 4 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- Freecores website☆20Dec 22, 2016Updated 9 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago