Virtual Platform for AWS FPGA support
☆16Oct 19, 2018Updated 7 years ago
Alternatives and similar repositories for vp_awsfpga
Users that are interested in vp_awsfpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 7 years ago
- Learn and build GPU RTL from scratch☆20Aug 1, 2025Updated 7 months ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆18Dec 11, 2025Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Node-RED Project containing flows from cookbook.nodered.org☆11Feb 14, 2019Updated 7 years ago
- ☆12Feb 9, 2020Updated 6 years ago
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated 2 weeks ago
- Reinforcement learning on an Arduino to control an arm☆13Sep 19, 2017Updated 8 years ago
- Coarse Grained Reconfigurable Array☆20Feb 18, 2026Updated last month
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 11 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Jul 9, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- Real-Time Image Processing for ASIC/FGPA☆23Feb 23, 2022Updated 4 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Nov 21, 2016Updated 9 years ago
- ☆11Dec 21, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆132Mar 14, 2026Updated 2 weeks ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Simple PowerShell script to access COM Port.☆10Mar 3, 2023Updated 3 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 4 months ago
- my dwm build☆14Feb 23, 2023Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago