nvdla / vp_awsfpgaLinks
Virtual Platform for AWS FPGA support
☆16Updated 6 years ago
Alternatives and similar repositories for vp_awsfpga
Users that are interested in vp_awsfpga are comparing it to the libraries listed below
Sorting:
- Basic Common Modules☆38Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- Platform Level Interrupt Controller☆40Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- RISC-V RV32IMAFC Core for MCU☆37Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆39Updated this week
- SystemVerilog language server client for Visual Studio Code☆21Updated 2 years ago
- ☆36Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- This is my first trial project for designing RISC-V in Chisel☆17Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- The home of the Chisel3 website☆20Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- ☆84Updated 3 weeks ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆33Updated 3 weeks ago
- ☆16Updated 4 years ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- ☆29Updated last month