Random ideas and interesting ideas for things we hope to eventually do.
☆86Apr 4, 2022Updated 4 years ago
Alternatives and similar repositories for ideas
Users that are interested in ideas are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Extended and external tests for Verilator testing☆19Oct 16, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆54Aug 7, 2023Updated 3 years ago
- Documenting the Xilinx 7-series bit-stream format.☆926Jun 5, 2025Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆33Jan 22, 2022Updated 4 years ago
- Open FPGA tools☆259Mar 30, 2020Updated 6 years ago
- SymbiFlow Website Source☆12Apr 7, 2022Updated 4 years ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- uIP 0.9 PicoSoC/PicoRV32 port☆11Apr 7, 2018Updated 8 years ago
- TerosHDL documentation☆13Aug 26, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- micropython ESP32 programmer/flasher for ECP5 JTAG☆79Sep 14, 2025Updated last year
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 6 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆321Updated this week
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆214Apr 25, 2026Updated 6 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆257Updated this week
- Prim-Dijkstra Revisited☆10Jun 9, 2021Updated 5 years ago
- ☆14Jun 21, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆68Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆476Updated this week
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆72Jan 30, 2026Updated 9 months ago