f4pga / ideasLinks
Random ideas and interesting ideas for things we hope to eventually do.
☆87Updated 3 years ago
Alternatives and similar repositories for ideas
Users that are interested in ideas are comparing it to the libraries listed below
Sorting:
- FPGA tool performance profiling☆102Updated last year
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- FuseSoC standard core library☆147Updated 3 months ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆146Updated last month
- ☆56Updated 3 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- ☆112Updated 4 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆87Updated 2 weeks ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated last week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago