Random ideas and interesting ideas for things we hope to eventually do.
☆86Apr 4, 2022Updated 3 years ago
Alternatives and similar repositories for ideas
Users that are interested in ideas are comparing it to the libraries listed below
Sorting:
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- ☆13Feb 13, 2026Updated 2 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆302Feb 25, 2026Updated last week
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- DATuner Repository☆17Sep 9, 2018Updated 7 years ago
- Extended and external tests for Verilator testing☆17Updated this week
- TerosHDL documentation☆13Jul 27, 2025Updated 7 months ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆851Jun 5, 2025Updated 8 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆244May 22, 2025Updated 9 months ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated last month
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- FPGA Assembly (FASM) Parser and Generator☆99Jul 25, 2022Updated 3 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆24Sep 26, 2019Updated 6 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Sep 14, 2025Updated 5 months ago
- SystemVerilog grammar for tree-sitter☆113Nov 11, 2024Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- Power grid analysis☆20Aug 5, 2020Updated 5 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last week
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆17Dec 31, 2019Updated 6 years ago