f4pga / ideasLinks
Random ideas and interesting ideas for things we hope to eventually do.
☆87Updated 3 years ago
Alternatives and similar repositories for ideas
Users that are interested in ideas are comparing it to the libraries listed below
Sorting:
- FPGA tool performance profiling☆102Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 weeks ago
- ☆112Updated 4 years ago
- FuseSoC standard core library☆147Updated 3 months ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- Mutation Cover with Yosys (MCY)☆86Updated 3 weeks ago
- ☆56Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆95Updated 3 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 3 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆59Updated 9 months ago
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- An Open Source configuration of the Arty platform☆131Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆111Updated 3 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Main page☆128Updated 5 years ago