WuSiYu / mips-proj5
5级流水线MIPS-lite微系统（北工大计组课设）
☆10Updated 3 years ago
Alternatives and similar repositories for mips-proj5:
Users that are interested in mips-proj5 are comparing it to the libraries listed below
- A softcore microprocessor of MIPS32 architecture.☆39Updated 7 months ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- ☆33Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆46Updated last year
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆37Updated 6 years ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- nscscc2018☆26Updated 6 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 2 months ago
- CQU Dual Issue Machine☆35Updated 7 months ago
- The 'missing header' for Chisel☆18Updated this week
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆10Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆56Updated 2 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- ☆17Updated last year
- The decoder library for jemu execution and web documentation☆54Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 11 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆122Updated 7 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- ☆49Updated last month
- Implements kernels with RISC-V Vector☆21Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆72Updated last year
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆118Updated 4 years ago
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆105Updated 5 years ago
- BOOM's Simulation Accelerator.☆13Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆167Updated 3 years ago
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆24Updated 4 years ago