WuSiYu / mips-proj5
5级流水线MIPS-lite微系统（北工大计组课设）
☆10Updated 2 years ago
Related projects: ⓘ
- A softcore microprocessor of MIPS32 architecture.☆39Updated 2 months ago
- ☆32Updated 5 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆43Updated 2 months ago
- ☆43Updated this week
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆35Updated 4 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆97Updated 2 months ago
- My RV64 CPU (Work in progress)☆18Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆18Updated 6 months ago
- Test cases for MIPS CPU implementation☆12Updated 4 years ago
- Computer System Project for Loongson FPGA Board in 2017☆50Updated 6 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆104Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆34Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆44Updated 9 months ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆9Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆65Updated last year
- Naïve MIPS32 SoC implementation☆112Updated 4 years ago
- ☆21Updated last month
- Implements kernels with RISC-V Vector☆21Updated last year
- CQU Dual Issue Machine☆31Updated 2 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆41Updated 4 years ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- nscscc2018☆26Updated 5 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆14Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆54Updated 2 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆33Updated 2 years ago
- Introduction to Computer Systems (II), Spring 2021☆46Updated 3 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆75Updated 2 months ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆158Updated 3 years ago