YoWASP / nextpnr
Unofficial nextpnr WebAssembly packages
☆16Updated this week
Alternatives and similar repositories for nextpnr:
Users that are interested in nextpnr are comparing it to the libraries listed below
- Unofficial Yosys WebAssembly packages☆70Updated this week
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- IP submodules, formatted for easier CI integration☆29Updated last year
- ☆14Updated last year
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- Demo: how to create a custom EBRICK☆21Updated 4 months ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- A bit-serial CPU☆18Updated 5 years ago
- SPI core☆15Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 2 months ago
- Awesome projects using the Amaranth HDL☆13Updated last month
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆37Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- PicoRV☆44Updated 5 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 6 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 4 months ago
- ☆22Updated 3 years ago
- Soft USB for LiteX☆50Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆32Updated 11 months ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- Verilog Language Extension for Visual Studio☆19Updated 4 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆84Updated 5 years ago