The-OpenROAD-Project / Birds-of-a-Feather-Open-Source-Academic-EDA-SoftwareLinks
Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !
☆12Updated 6 years ago
Alternatives and similar repositories for Birds-of-a-Feather-Open-Source-Academic-EDA-Software
Users that are interested in Birds-of-a-Feather-Open-Source-Academic-EDA-Software are comparing it to the libraries listed below
Sorting:
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Power grid analysis☆19Updated 4 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- ☆31Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆33Updated 2 weeks ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- ☆22Updated 4 years ago
- ☆31Updated last year
- ☆15Updated 4 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- ☆44Updated 5 years ago
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- SRAM☆8Updated 4 years ago
- Si2 LEF parser☆9Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 9 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 11 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Parsing library for BLIF netlists☆19Updated 7 months ago
- Gate-Level Simulation on a GPU☆10Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆20Updated 3 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆12Updated 5 years ago