The-OpenROAD-Project / Birds-of-a-Feather-Open-Source-Academic-EDA-SoftwareLinks
Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !
☆13Updated 6 years ago
Alternatives and similar repositories for Birds-of-a-Feather-Open-Source-Academic-EDA-Software
Users that are interested in Birds-of-a-Feather-Open-Source-Academic-EDA-Software are comparing it to the libraries listed below
Sorting:
- Open Source Detailed Placement engine☆12Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- ☆16Updated 5 years ago
- The source code that empowers OpenROAD Cloud☆12Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- Power grid analysis☆19Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 10 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 6 months ago
- Parsing library for BLIF netlists☆19Updated 11 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- An advanced header-only exact synthesis library☆29Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Delay Calculation ToolKit☆32Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- ☆31Updated 2 years ago
- C++ header-only exact synthesis library☆18Updated 2 years ago
- Database and Tool Framework for EDA☆118Updated 4 years ago
- Collection of test cases for Yosys☆17Updated 3 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆57Updated 3 years ago