Alternatives and similar repositories for zero_to_asic_mpw4

Users that are interested in zero_to_asic_mpw4 are comparing it to the libraries listed below

• mattvenn / vga-clock
  Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
  ☆59Updated 3 years ago
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• goran-mahovlic / ulx3s-extensions
  PMOD boards for ULX3S
  ☆43Updated last year
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 3 years ago
• controlpaths / blog
  Projects published on controlpaths.com and hackster.io
  ☆40Updated 2 years ago
• mkvenkit / humble_ice
  A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.
  ☆43Updated 2 years ago
• cpldcpu / tinytapeout_mcpu5
  8 bit CPU optimized for the constraints of tinytapeout
  ☆11Updated 2 years ago
• gregdavill / ecpprog
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆89Updated 6 months ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆37Updated 3 years ago
• icebreaker-fpga / icebreaker-litex-examples
  Example litex Risc-V SOC and some example code projects in multiple languages.
  ☆67Updated 2 years ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆38Updated 3 years ago
• TinyTapeout / tinytapeout-02
  TinyTapeout-02 submission repository
  ☆28Updated last year
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated last week
• icebreaker-fpga / icebreaker-pmod
  Collection of PMOD boards for the use with iCEBreaker and any other FPGA board that has PMOD connectors.
  ☆91Updated last year
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆38Updated last year
• gatecat / tinytapeout-fpga-test
  ☆13Updated 2 years ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆40Updated 2 years ago
• gtjennings1 / UPDuino-LH154Q01-Display
  Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
  ☆28Updated 6 years ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆21Updated 3 years ago
• tvelliott / dsp_ice
  ICE40 8K FPGA / STM32F4 development system
  ☆61Updated 7 years ago
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆86Updated 6 years ago
• DaveBerkeley / serv_soc
  SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.
  ☆31Updated 4 years ago
• kazkojima / colorlight-i5-tips
  Tiny tips for Colorlight i5 FPGA board
  ☆57Updated 4 years ago
• QuickLogic-Corp / quicklogic-fpga-toolchain
  Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP
  ☆38Updated 3 years ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆91Updated 8 months ago
• Wren6991 / Hazard5
  5-stage RISC-V CPU, originally developed for RISCBoy
  ☆27Updated last year
• joshajohnson / ecp5-mini
  ECP5 FPGA in an "S7 Mini" form factor
  ☆79Updated 3 years ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆42Updated 4 months ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆62Updated this week
• bieganski / mtkcpu
  RISC-V CPU implementation in Amaranth HDL (aka nMigen)
  ☆29Updated 8 months ago