The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRST
OpenROAD users should look at this repository first for instructions on getting started
☆101Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for OPENROAD_USERS_READ_ME_FIRST
- Logic synthesis and ABC based optimization☆46Updated 2 weeks ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆151Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆151Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 5 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week
- Fabric generator and CAD tools☆148Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆233Updated last month
- Fully Open Source FASOC generators built on top of open-source EDA tools☆241Updated 3 weeks ago
- A complete open-source design-for-testing (DFT) Solution☆136Updated 2 weeks ago
- ☆76Updated 2 years ago
- ☆100Updated 4 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆83Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆146Updated this week
- Introductory course into static timing analysis (STA).☆65Updated 2 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆194Updated 3 weeks ago
- ☆118Updated 3 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆73Updated 3 months ago
- ☆107Updated last year
- ☆52Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆297Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆153Updated 2 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- ☆120Updated 2 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆202Updated last week