The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRSTLinks
OpenROAD users should look at this repository first for instructions on getting started
☆101Updated 4 years ago
Alternatives and similar repositories for OPENROAD_USERS_READ_ME_FIRST
Users that are interested in OPENROAD_USERS_READ_ME_FIRST are comparing it to the libraries listed below
Sorting:
- Logic synthesis and ABC based optimization☆49Updated 3 weeks ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Fabric generator and CAD tools.☆185Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆159Updated 2 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- Physical Design Flow from RTL to GDS using Opensource tools.☆102Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- ☆146Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- A complete open-source design-for-testing (DFT) Solution☆153Updated last week
- ☆78Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆280Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆330Updated last week
- ☆166Updated 2 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆180Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Control and status register code generator toolchain☆137Updated last week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago