The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRSTLinks
OpenROAD users should look at this repository first for instructions on getting started
☆101Updated 4 years ago
Alternatives and similar repositories for OPENROAD_USERS_READ_ME_FIRST
Users that are interested in OPENROAD_USERS_READ_ME_FIRST are comparing it to the libraries listed below
Sorting:
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- ☆178Updated 4 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆363Updated last week
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- Fabric generator and CAD tools.☆197Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- Logic synthesis and ABC based optimization☆50Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆269Updated last week
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated last month
- ☆201Updated 7 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆295Updated this week
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆315Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆235Updated last month
- ☆118Updated 2 years ago
- SystemVerilog frontend for Yosys☆166Updated last week
- ☆166Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆84Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆219Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆345Updated this week