The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRSTLinks
OpenROAD users should look at this repository first for instructions on getting started
☆101Updated 4 years ago
Alternatives and similar repositories for OPENROAD_USERS_READ_ME_FIRST
Users that are interested in OPENROAD_USERS_READ_ME_FIRST are comparing it to the libraries listed below
Sorting:
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆274Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated this week
- A complete open-source design-for-testing (DFT) Solution☆168Updated 2 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆370Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆301Updated last month
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆296Updated 3 weeks ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆193Updated this week
- Logic synthesis and ABC based optimization☆50Updated 2 weeks ago
- ☆183Updated 4 years ago
- Fabric generator and CAD tools.☆206Updated this week
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- ☆208Updated 8 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆221Updated last year
- ☆84Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- ☆119Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆181Updated 11 months ago
- ASIC implementation flow infrastructure☆173Updated this week
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- SystemVerilog synthesis tool☆217Updated 8 months ago
- ☆168Updated 3 years ago
- SystemVerilog frontend for Yosys☆168Updated last week
- https://caravel-user-project.readthedocs.io☆223Updated 8 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago