OpenROAD users should look at this repository first for instructions on getting started
☆102Apr 3, 2021Updated 5 years ago
Alternatives and similar repositories for OPENROAD_USERS_READ_ME_FIRST
Users that are interested in OPENROAD_USERS_READ_ME_FIRST are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Logic synthesis and ABC based optimization☆56Apr 9, 2026Updated last month
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆632Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,647Updated this week
- SKILL / SKILL++ Syntax highlighting for vim☆13Nov 16, 2021Updated 4 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 5 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆15Mar 5, 2022Updated 4 years ago
- Annealing-based PCB placement tool☆44May 26, 2020Updated 5 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- OpenSTA engine☆576Apr 30, 2026Updated last week
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,778Mar 25, 2026Updated last month
- repository for a bandgap voltage reference in SKY130 technology☆43Jan 20, 2023Updated 3 years ago
- SystemVerilog plugin for Sublime Text☆49Mar 28, 2026Updated last month
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆75Apr 29, 2026Updated last week
- ☆27Dec 16, 2020Updated 5 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Apr 21, 2026Updated 2 weeks ago
- Connect Cadence Virtuoso to a Python client using sockets.☆19Aug 27, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Sep 27, 2022Updated 3 years ago
- UCSD Detailed Router☆97Jan 5, 2021Updated 5 years ago
- ☆18Apr 19, 2026Updated 2 weeks ago
- skywater 130nm pdk☆48May 1, 2026Updated last week
- This repository contain source code for ngspice and ghdl integration☆35Feb 25, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated 2 weeks ago
- Implementation of several grid routers in Rust☆13Apr 7, 2026Updated last month
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆132Apr 28, 2026Updated last week
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PSF simulation data c++ library☆29Jan 14, 2024Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Dec 8, 2022Updated 3 years ago
- Test dashboard for verification features in Verilator☆32Updated this week
- ☆31Oct 12, 2023Updated 2 years ago
- LuaJIT binding to libc☆16Nov 18, 2015Updated 10 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,515Oct 28, 2024Updated last year