The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRSTLinks
OpenROAD users should look at this repository first for instructions on getting started
☆101Updated 4 years ago
Alternatives and similar repositories for OPENROAD_USERS_READ_ME_FIRST
Users that are interested in OPENROAD_USERS_READ_ME_FIRST are comparing it to the libraries listed below
Sorting:
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- Fabric generator and CAD tools.☆193Updated this week
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 months ago
- Logic synthesis and ABC based optimization☆49Updated 2 weeks ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆351Updated this week
- Introductory course into static timing analysis (STA).☆96Updated last month
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 3 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆258Updated last month
- ☆83Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆287Updated last month
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆286Updated 3 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- ☆164Updated 3 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 6 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 10 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- ☆163Updated 2 years ago
- ☆112Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆131Updated last week
- SystemVerilog synthesis tool☆208Updated 5 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- Control and status register code generator toolchain☆143Updated 2 weeks ago
- ☆181Updated 5 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆338Updated this week