The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRSTLinks
OpenROAD users should look at this repository first for instructions on getting started
☆101Updated 4 years ago
Alternatives and similar repositories for OPENROAD_USERS_READ_ME_FIRST
Users that are interested in OPENROAD_USERS_READ_ME_FIRST are comparing it to the libraries listed below
Sorting:
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Updated 3 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆179Updated 5 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆202Updated 5 years ago
- Introductory course into static timing analysis (STA).☆99Updated 7 months ago
- ☆189Updated 4 years ago
- Fabric generator and CAD tools.☆217Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆309Updated 3 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆280Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆310Updated last week
- Logic synthesis and ABC based optimization☆52Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆390Updated last month
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆202Updated last month
- ☆234Updated 11 months ago
- SystemVerilog synthesis tool☆227Updated 11 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆121Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆187Updated last year
- ☆176Updated 3 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆249Updated 5 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- ☆86Updated 3 years ago
- ☆99Updated this week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Updated 5 years ago
- ☆122Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Updated 3 years ago
- Control and status register code generator toolchain☆173Updated 2 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆48Updated 5 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆119Updated 4 months ago