MIRALab-USTC / AI4EDA-EfficientPlace
This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".
☆20Updated 4 months ago
Alternatives and similar repositories for AI4EDA-EfficientPlace:
Users that are interested in AI4EDA-EfficientPlace are comparing it to the libraries listed below
- The release for ICML 2023 paper☆46Updated 9 months ago
- ☆63Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆28Updated last week
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆10Updated 6 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Simple Python interface for ABC☆23Updated last year
- ☆12Updated 9 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆29Updated last month
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆19Updated 5 months ago
- ☆14Updated 10 months ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆166Updated last year
- ☆29Updated last year
- discrete gate sizing☆13Updated 4 years ago
- Artificial Netlist Generator☆37Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆70Updated 7 months ago
- ☆30Updated 3 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆42Updated 2 months ago
- ☆18Updated 2 years ago
- Official implementation of NeurIPS'24 paper "Reinforcement Learning Policy as Macro Regulator Rather than Macro Placer".☆12Updated 2 weeks ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.☆228Updated 4 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- ☆28Updated last year
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆20Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆45Updated 3 weeks ago
- ☆51Updated 5 months ago
- ☆16Updated 6 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 7 months ago