MIRALab-USTC / AI4EDA-EfficientPlace
This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".
☆23Updated 5 months ago
Alternatives and similar repositories for AI4EDA-EfficientPlace:
Users that are interested in AI4EDA-EfficientPlace are comparing it to the libraries listed below
- The release for ICML 2023 paper☆47Updated 10 months ago
- ☆64Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆36Updated this week
- ☆13Updated 9 months ago
- Official implementation of NeurIPS'24 paper "Reinforcement Learning Policy as Macro Regulator Rather than Macro Placer".☆12Updated last month
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.☆233Updated 4 months ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆166Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆37Updated 2 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆21Updated 2 weeks ago
- Artificial Netlist Generator☆38Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Simple Python interface for ABC☆23Updated last year
- ☆29Updated last year
- ☆14Updated 11 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆73Updated 8 months ago
- ☆42Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆14Updated last week
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆52Updated last month
- discrete gate sizing☆13Updated 4 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆19Updated 5 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 7 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆42Updated 3 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- ☆52Updated last month
- ☆53Updated 4 years ago
- ☆16Updated 3 years ago
- Timing prediction dataset download and instructions.☆15Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 6 months ago