baichen318 / FreePDK45Links
This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
☆25Updated 4 years ago
Alternatives and similar repositories for FreePDK45
Users that are interested in FreePDK45 are comparing it to the libraries listed below
Sorting:
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- ☆41Updated 3 years ago
- ☆44Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- ☆42Updated 8 months ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆12Updated last year
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- ☆24Updated 4 years ago
- ☆70Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- SRAM☆22Updated 4 years ago
- ☆33Updated 6 years ago
- Open source process design kit for 28nm open process☆56Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆14Updated 3 months ago
- ☆166Updated 2 months ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆26Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago