baichen318 / FreePDK45Links
This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
☆25Updated 4 years ago
Alternatives and similar repositories for FreePDK45
Users that are interested in FreePDK45 are comparing it to the libraries listed below
Sorting:
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- ☆42Updated 9 months ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- ☆41Updated 3 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- SRAM☆22Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆178Updated 5 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆44Updated last year
- Introductory course into static timing analysis (STA).☆95Updated 2 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- SKY130 SRAM macros generated by SRAM 22☆16Updated this week
- ☆23Updated 2 years ago
- ☆24Updated 4 years ago
- ☆31Updated 2 years ago
- ☆34Updated 6 years ago
- ☆27Updated 5 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆30Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago