This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
☆34Feb 22, 2021Updated 5 years ago
Alternatives and similar repositories for FreePDK45
Users that are interested in FreePDK45 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A free standard cell library for SDDS-NCL circuits☆29Mar 3, 2023Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆210Mar 8, 2020Updated 6 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆16Sep 15, 2022Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 4 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆122Nov 21, 2025Updated 4 months ago
- Cavs: An Efficient Runtime System for Dynamic Neural Networks☆15Sep 18, 2020Updated 5 years ago
- Annealing-based PCB placement tool☆43May 26, 2020Updated 5 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- ☆196Aug 30, 2021Updated 4 years ago
- A python3 gm/ID starter kit☆72Jan 26, 2026Updated last month
- ☆10Sep 14, 2023Updated 2 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- Library of componentes for PySpice☆13Oct 15, 2019Updated 6 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Python library to handle GDS version 2 (GDS2 or GDSII) data☆12Sep 20, 2018Updated 7 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- Python interface for Cadence Spectre☆25Feb 17, 2026Updated last month
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Updated this week
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Dec 5, 2023Updated 2 years ago
- ☆11Aug 26, 2023Updated 2 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 2 years ago
- ☆35Jul 23, 2020Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆32Mar 9, 2026Updated 2 weeks ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- ☆30Sep 30, 2025Updated 5 months ago
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆17Sep 23, 2020Updated 5 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆15Sep 15, 2020Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 4 months ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 6 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆26Jan 14, 2026Updated 2 months ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆23Mar 15, 2026Updated last week
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year