baichen318 / FreePDK45
This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
☆23Updated 4 years ago
Alternatives and similar repositories for FreePDK45:
Users that are interested in FreePDK45 are comparing it to the libraries listed below
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- A free standard cell library for SDDS-NCL circuits☆26Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆41Updated 9 months ago
- ☆41Updated 6 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- SRAM☆21Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- ☆43Updated last year
- ☆40Updated 3 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ☆63Updated this week
- ☆147Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 3 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆168Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- ☆31Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- ☆23Updated 3 years ago
- ☆43Updated 6 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 3 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆31Updated 6 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆56Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆66Updated 4 years ago