This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
☆34Feb 22, 2021Updated 5 years ago
Alternatives and similar repositories for FreePDK45
Users that are interested in FreePDK45 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A free standard cell library for SDDS-NCL circuits☆29Mar 3, 2023Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆232Mar 8, 2020Updated 6 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆17Sep 15, 2022Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Nov 25, 2017Updated 8 years ago
- ☆17Jul 16, 2020Updated 5 years ago
- Cavs: An Efficient Runtime System for Dynamic Neural Networks☆15Sep 18, 2020Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆136Jun 10, 2026Updated 3 weeks ago
- Annealing-based PCB placement tool☆44May 26, 2020Updated 6 years ago
- Open source process design kit for 28nm open process☆84Apr 23, 2024Updated 2 years ago
- ☆212Aug 30, 2021Updated 4 years ago
- ☆10Sep 14, 2023Updated 2 years ago
- A python3 gm/ID starter kit☆91May 22, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Dec 22, 2020Updated 5 years ago
- Library of componentes for PySpice☆13Oct 15, 2019Updated 6 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Python library to handle GDS version 2 (GDS2 or GDSII) data☆12Sep 20, 2018Updated 7 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 3 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Effective CNN based capacitance models for parasitic extraction (ICCAD'21, TODAES 2023)☆13Apr 9, 2026Updated 2 months ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 4 months ago
- ☆36Jul 23, 2020Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆33Jun 25, 2026Updated last week
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- ☆36Sep 30, 2025Updated 9 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆18Sep 23, 2020Updated 5 years ago
- GDSII manipulation library☆17Dec 13, 2025Updated 6 months ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆21Jun 16, 2026Updated 2 weeks ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆26Mar 15, 2026Updated 3 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆18Sep 15, 2020Updated 5 years ago