This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
☆37Feb 22, 2021Updated 5 years ago
Alternatives and similar repositories for FreePDK45
Users that are interested in FreePDK45 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆230Aug 30, 2021Updated 5 years ago
- A free standard cell library for SDDS-NCL circuits☆29Aug 5, 2026Updated 3 weeks ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆244Mar 8, 2020Updated 6 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆17Sep 15, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 5 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- ☆17Jul 16, 2020Updated 6 years ago
- A python3 gm/ID starter kit☆96May 22, 2026Updated 3 months ago
- Open source process design kit for 28nm open process☆91Apr 23, 2024Updated 2 years ago
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 9 months ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆28Jul 11, 2026Updated last month
- Cavs: An Efficient Runtime System for Dynamic Neural Networks☆15Sep 18, 2020Updated 5 years ago
- Annealing-based PCB placement tool☆44May 26, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆35Mar 28, 2026Updated 5 months ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆27Jun 12, 2025Updated last year
- Python library to handle GDS version 2 (GDS2 or GDSII) data☆12Sep 20, 2018Updated 7 years ago
- ☆10Sep 14, 2023Updated 2 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- A web-based loop shaping control design tool for analyzing and designing feedback control systems.☆18Jan 16, 2026Updated 7 months ago
- ☆12Dec 22, 2020Updated 5 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆65Aug 20, 2026Updated last week
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 10 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 5 months ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- ☆36Jul 23, 2020Updated 6 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆228Aug 8, 2020Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆35Aug 18, 2026Updated 2 weeks ago
- Open source tools for IC design☆17Aug 4, 2026Updated 3 weeks ago
- Gm over Id methodology☆43Jun 8, 2022Updated 4 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- GDSII manipulation library☆17Dec 13, 2025Updated 8 months ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆42Jul 10, 2026Updated last month