baichen318 / FreePDK45Links
This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
☆28Updated 4 years ago
Alternatives and similar repositories for FreePDK45
Users that are interested in FreePDK45 are comparing it to the libraries listed below
Sorting:
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆181Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆35Updated 5 years ago
- ☆43Updated 10 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆47Updated last year
- ☆179Updated 4 months ago
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago
- ☆157Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆69Updated last year
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- ☆78Updated this week
- Introductory course into static timing analysis (STA).☆96Updated last month
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Logic synthesis and ABC based optimization☆49Updated this week
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆93Updated last month
- ☆84Updated last month
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- ☆23Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated this week
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆18Updated 9 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆128Updated 7 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆77Updated 10 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago