baichen318 / FreePDK45
This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
☆18Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for FreePDK45
- SRAM☆20Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆20Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 5 years ago
- A free standard cell library for SDDS-NCL circuits☆24Updated last year
- ☆22Updated 5 years ago
- ☆38Updated 2 months ago
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- eyeriss-chisel3☆39Updated 2 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- ☆26Updated 5 years ago
- ☆24Updated 9 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆32Updated 4 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- ☆18Updated 10 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- FPU Generator☆20Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆30Updated this week
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- sram/rram/mram.. compiler☆29Updated last year
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- ☆10Updated 5 months ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 2 years ago
- ☆39Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month