This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
☆32Feb 22, 2021Updated 5 years ago
Alternatives and similar repositories for FreePDK45
Users that are interested in FreePDK45 are comparing it to the libraries listed below
Sorting:
- A free standard cell library for SDDS-NCL circuits☆28Mar 3, 2023Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆206Mar 8, 2020Updated 5 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 3 months ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 4 years ago
- Annealing-based PCB placement tool☆40May 26, 2020Updated 5 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆23Oct 10, 2022Updated 3 years ago
- ☆12May 21, 2024Updated last year
- ☆191Aug 30, 2021Updated 4 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- A 10bit SAR ADC in Sky130☆33Dec 4, 2022Updated 3 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆32Updated this week
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13May 8, 2021Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- ☆35Jul 23, 2020Updated 5 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 2 months ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Feb 21, 2026Updated last week
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆118Nov 21, 2025Updated 3 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- ☆11Aug 26, 2023Updated 2 years ago
- The Haiku operating system. (Pull requests will be ignored; patches may be sent to https://review.haiku-os.org).☆12Nov 30, 2025Updated 3 months ago
- Tools to encode / decode /test 8b 10b encoding "The IBM way"☆11May 5, 2022Updated 3 years ago
- Processor CI project Website☆10Jul 1, 2025Updated 8 months ago
- PlayStation GPU (WIP)☆17Oct 3, 2023Updated 2 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago