baichen318 / FreePDK45Links
This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
☆30Updated 4 years ago
Alternatives and similar repositories for FreePDK45
Users that are interested in FreePDK45 are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- ☆44Updated last year
- ☆37Updated 6 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- SRAM☆22Updated 5 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
- Two Level Cache Controller implementation in Verilog HDL☆53Updated 5 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- ☆178Updated 4 years ago
- ☆64Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆201Updated 7 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆36Updated 2 years ago
- ☆78Updated 11 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago