The-OpenROAD-Project / PCB-PR-App
☆15Updated 4 years ago
Alternatives and similar repositories for PCB-PR-App:
Users that are interested in PCB-PR-App are comparing it to the libraries listed below
- Annealing-based PCB placement tool☆35Updated 4 years ago
- ☆28Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 5 years ago
- Power grid analysis☆19Updated 4 years ago
- Open Source Detailed Placement engine☆11Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 4 years ago
- ☆13Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆29Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- ☆22Updated 4 years ago
- An analytical VLSI placer☆27Updated 3 years ago
- ☆28Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- DATC RDF☆49Updated 4 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- UCSD Detailed Router☆82Updated 4 years ago
- VLSI EDA Global Router☆70Updated 6 years ago
- ☆17Updated last year
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆33Updated last year
- ☆22Updated 2 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆12Updated 5 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆25Updated 4 years ago
- Open Source Detailed Placement engine☆35Updated 5 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Benchmarks for Yosys development☆23Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 5 years ago