The-OpenROAD-Project / PCB-PR-AppLinks
☆17Updated 5 years ago
Alternatives and similar repositories for PCB-PR-App
Users that are interested in PCB-PR-App are comparing it to the libraries listed below
Sorting:
- Power grid analysis☆19Updated 5 years ago
- Annealing-based PCB placement tool☆39Updated 5 years ago
- ☆34Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Macro placement tool for OpenROAD flow☆24Updated 5 years ago
- UCSD Detailed Router☆94Updated 4 years ago
- DATC RDF☆50Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- Open Source Detailed Placement engine☆12Updated 5 years ago
- ☆16Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆34Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆58Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated last week
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 5 years ago
- ☆26Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- VLSI EDA Global Router☆77Updated 7 years ago
- A LEF/DEF Utility.☆33Updated 6 years ago
- ☆34Updated 5 years ago
- GPU-based logic synthesis tool☆97Updated 2 weeks ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- ☆77Updated 6 months ago
- ☆32Updated 3 years ago