The-OpenROAD-Project / PCB-PR-AppLinks
☆16Updated 5 years ago
Alternatives and similar repositories for PCB-PR-App
Users that are interested in PCB-PR-App are comparing it to the libraries listed below
Sorting:
- ☆32Updated 5 years ago
- Annealing-based PCB placement tool☆39Updated 5 years ago
- Power grid analysis☆19Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 4 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆15Updated 5 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆26Updated 4 years ago
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆29Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆54Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 2 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆74Updated last month
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆15Updated last month
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆34Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 3 months ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- GPU-based logic synthesis tool☆86Updated last month