The-OpenROAD-Project / PCB-PR-AppLinks
☆16Updated 5 years ago
Alternatives and similar repositories for PCB-PR-App
Users that are interested in PCB-PR-App are comparing it to the libraries listed below
Sorting:
- ☆34Updated 5 years ago
- Annealing-based PCB placement tool☆40Updated 5 years ago
- Power grid analysis☆19Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆16Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Open Source Detailed Placement engine☆12Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆35Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- ☆77Updated 3 months ago
- ☆31Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- GPU-based logic synthesis tool☆90Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆58Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆18Updated 3 months ago