The-OpenROAD-Project / PCB-PR-App
☆15Updated 4 years ago
Alternatives and similar repositories for PCB-PR-App:
Users that are interested in PCB-PR-App are comparing it to the libraries listed below
- Annealing-based PCB placement tool☆35Updated 4 years ago
- ☆30Updated 4 years ago
- Power grid analysis☆19Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 5 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- ☆13Updated 4 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆33Updated last year
- ☆22Updated 4 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- Routing Visualization for Physical Design☆18Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- ☆14Updated 5 years ago
- ☆23Updated 2 years ago
- DATC RDF☆49Updated 4 years ago
- Open Source Detailed Placement engine☆36Updated 5 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- Si2 LEF parser☆9Updated 4 years ago
- Delay Calculation ToolKit☆27Updated 2 years ago
- VLSI placement and routing tool☆14Updated last year
- Benchmarks for Yosys development☆23Updated 5 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆25Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆49Updated 7 months ago