aspdac-submission-pcb-layout / PCBBenchmarksLinks
☆23Updated 5 years ago
Alternatives and similar repositories for PCBBenchmarks
Users that are interested in PCBBenchmarks are comparing it to the libraries listed below
Sorting:
- ☆32Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- ☆13Updated 2 years ago
- VLSI EDA Global Router☆77Updated 7 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- Artificial Netlist Generator☆44Updated last year
- ☆69Updated last month
- ☆58Updated 4 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆15Updated 2 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆23Updated 2 years ago
- ☆94Updated 5 months ago
- Annealing-based PCB placement tool☆39Updated 5 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆58Updated 6 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 4 months ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- ☆77Updated 6 months ago
- ☆67Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆290Updated 2 months ago
- UCSD Detailed Router☆94Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 6 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆148Updated 5 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆70Updated 5 months ago
- ☆105Updated 3 months ago
- A parallel global router using the Galois framework☆30Updated 2 years ago
- A Design Rule Checker with GPU Acceleration☆58Updated 2 years ago