aspdac-submission-pcb-layout / PCBBenchmarksLinks
☆22Updated 4 years ago
Alternatives and similar repositories for PCBBenchmarks
Users that are interested in PCBBenchmarks are comparing it to the libraries listed below
Sorting:
- A parallel global router using the Galois framework☆29Updated last year
- VLSI EDA Global Router☆73Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- ☆31Updated 3 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- A Design Rule Checker with GPU Acceleration☆49Updated last year
- DATC RDF☆50Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆56Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 9 months ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆48Updated 4 months ago
- ☆29Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆128Updated 7 months ago
- ☆25Updated 2 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- Artificial Netlist Generator☆39Updated last year
- ☆16Updated 4 years ago
- ☆66Updated last year
- ☆23Updated 6 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆54Updated 2 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆39Updated last month
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago