aspdac-submission-pcb-layout / PCBBenchmarks
☆15Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for PCBBenchmarks
- ☆28Updated 2 years ago
- VLSI EDA Global Router☆68Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆51Updated 2 years ago
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆26Updated 5 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- ☆25Updated last year
- A parallel global router using the Galois framework☆25Updated last year
- ☆29Updated last year
- ☆72Updated last month
- DATC RDF☆48Updated 4 years ago
- An analytical VLSI placer☆26Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆30Updated 2 weeks ago
- ☆56Updated last year
- DATC Robust Design Flow.☆37Updated 4 years ago
- Analog Placement Quality Prediction☆19Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- ☆50Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- ☆16Updated 2 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆46Updated 4 months ago
- ☆15Updated 3 years ago
- ☆24Updated 4 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆102Updated last year
- A Design Rule Checker with GPU Acceleration☆43Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- Deep Reinforcement Learning of Analog Circuit Designs☆98Updated last year