aspdac-submission-pcb-layout / PCBBenchmarksLinks
☆22Updated 4 years ago
Alternatives and similar repositories for PCBBenchmarks
Users that are interested in PCBBenchmarks are comparing it to the libraries listed below
Sorting:
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- A parallel global router using the Galois framework☆29Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- ☆31Updated 3 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- Power grid analysis☆19Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- ☆31Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆81Updated 2 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last week
- Annealing-based PCB placement tool☆38Updated 5 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- UCSD Detailed Router☆88Updated 4 years ago
- ☆29Updated last year
- ☆24Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆170Updated last month
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ☆56Updated 4 years ago
- ☆24Updated 4 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- ☆16Updated 5 years ago