The-OpenROAD-Project / PDNSim
Power grid analysis
☆17Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for PDNSim
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- ☆25Updated last year
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- An analytical VLSI placer☆26Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆31Updated last week
- DATC RDF☆48Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆17Updated 5 years ago
- ☆29Updated last year
- ☆28Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆33Updated last month
- Open Source Detailed Placement engine☆11Updated 4 years ago
- ☆14Updated 4 years ago
- ☆22Updated 2 years ago
- ☆17Updated last year
- ☆20Updated 6 months ago
- IDEA project source files☆97Updated 2 months ago
- ☆19Updated 3 years ago
- ☆23Updated 3 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆24Updated 3 years ago
- UCSD Detailed Router☆79Updated 3 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆51Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated last week
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆97Updated 4 months ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆146Updated last year
- Artificial Netlist Generator☆32Updated 7 months ago
- Steiner Shallow-Light Tree for VLSI Routing☆46Updated 3 months ago
- Macro placement tool for OpenROAD flow☆21Updated 4 years ago
- Si2 LEF parser☆9Updated 3 years ago
- ☆36Updated 7 months ago