The-OpenROAD-Project / PDNSimLinks
Power grid analysis
☆20Updated 5 years ago
Alternatives and similar repositories for PDNSim
Users that are interested in PDNSim are comparing it to the libraries listed below
Sorting:
- ☆18Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Updated 5 years ago
- Macro placement tool for OpenROAD flow☆25Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- ☆33Updated 3 years ago
- ☆109Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆34Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- ☆36Updated 5 years ago
- VLSI EDA Global Router☆79Updated 8 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Updated 2 years ago
- ☆30Updated last year
- ☆31Updated 2 years ago
- UCSD Detailed Router☆96Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 6 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Updated last year
- ☆79Updated last month
- IDEA project source files☆111Updated 3 months ago
- Artificial Netlist Generator☆46Updated last year
- A LEF/DEF Utility.☆33Updated 6 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- ☆36Updated 5 years ago