The-OpenROAD-Project / PDNSim
Power grid analysis
☆19Updated 4 years ago
Alternatives and similar repositories for PDNSim:
Users that are interested in PDNSim are comparing it to the libraries listed below
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- DATC RDF☆49Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 5 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆33Updated last year
- Delay Calculation ToolKit☆27Updated 2 years ago
- Logic synthesis and ABC based optimization☆49Updated last week
- OpenDesign Flow Database☆16Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆22Updated 4 years ago
- ☆23Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆41Updated 3 months ago
- ☆15Updated 4 years ago
- Routing Visualization for Physical Design☆18Updated 6 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- Open Source Detailed Placement engine☆36Updated 5 years ago
- PACT: A Parallel Compact Thermal Simulator☆43Updated 2 weeks ago
- An analytical VLSI placer☆28Updated 3 years ago
- ☆37Updated 10 months ago
- ☆30Updated 4 years ago
- ☆20Updated 3 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- A parallel global router using the Galois framework☆27Updated last year
- ☆29Updated last year
- SMT-based-STDCELL-Layout-Generator☆16Updated 3 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 8 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated last month
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆34Updated last month