The-OpenROAD-Project / PDNSim
Power grid analysis
☆17Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for PDNSim
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- DATC RDF☆48Updated 4 years ago
- ☆25Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- OpenDesign Flow Database☆16Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- An analytical VLSI placer☆26Updated 3 years ago
- ☆22Updated 2 years ago
- ☆36Updated 7 months ago
- ☆29Updated last year
- SMT-based-STDCELL-Layout-Generator☆16Updated 3 years ago
- Artificial Netlist Generator☆33Updated 8 months ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 5 years ago
- Optimal gate sizing of digital circuits using geometric programming☆10Updated 8 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆76Updated 3 weeks ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- ☆19Updated 3 years ago
- ☆19Updated 3 years ago
- ☆17Updated last year
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆17Updated 5 years ago
- Open Source Detailed Placement engine☆11Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- IDEA project source files☆98Updated 2 weeks ago
- ☆53Updated last month
- Si2 LEF parser☆9Updated 3 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆52Updated 2 years ago
- ☆26Updated 4 years ago
- ☆52Updated this week