krzhu / IdeaPlaceExLinks
Analog and mixed-signal automatic placer
☆12Updated 2 years ago
Alternatives and similar repositories for IdeaPlaceEx
Users that are interested in IdeaPlaceEx are comparing it to the libraries listed below
Sorting:
- ☆14Updated last year
- Analog Placement Quality Prediction☆25Updated 2 years ago
- ☆18Updated 4 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- awesome-Analog-IC-Design-Automation☆44Updated 2 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆15Updated 2 years ago
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- ☆48Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- Machine Generated Analog IC Layout☆263Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- ☆19Updated last year
- Artificial Netlist Generator☆46Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆23Updated 2 years ago
- ☆10Updated 8 months ago
- ☆32Updated 4 years ago
- VLSI EDA Global Router☆79Updated 7 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated 3 months ago
- ☆69Updated 2 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Reinforcement learning assisted analog layout design flow.☆26Updated last year
- ☆49Updated last year
- ☆26Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated 11 months ago