krzhu / IdeaPlaceExLinks
Analog and mixed-signal automatic placer
☆11Updated 2 years ago
Alternatives and similar repositories for IdeaPlaceEx
Users that are interested in IdeaPlaceEx are comparing it to the libraries listed below
Sorting:
- ☆12Updated last year
- Analog Placement Quality Prediction☆24Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 11 months ago
- Bounded-Skew DME v1.3☆14Updated 7 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆31Updated 2 years ago
- ☆47Updated last year
- Open Source Detailed Placement engine☆39Updated 5 years ago
- ☆17Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- awesome-Analog-IC-Design-Automation☆40Updated 2 years ago
- Circuit release of the MAGICAL project☆38Updated 5 years ago
- Artificial Netlist Generator☆43Updated last year
- ☆31Updated 3 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Machine Generated Analog IC Layout☆255Updated last year
- ☆10Updated 6 months ago
- ☆20Updated 2 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆41Updated last month
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- ☆47Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago