krzhu / IdeaPlaceExLinks
Analog and mixed-signal automatic placer
☆12Updated 2 years ago
Alternatives and similar repositories for IdeaPlaceEx
Users that are interested in IdeaPlaceEx are comparing it to the libraries listed below
Sorting:
- ☆14Updated last year
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ☆18Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- awesome-Analog-IC-Design-Automation☆46Updated 2 years ago
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- ☆13Updated last year
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- ☆10Updated 10 months ago
- ☆27Updated last year
- Open Source Detailed Placement engine☆40Updated 6 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- ☆74Updated 3 months ago
- ☆50Updated 2 years ago
- Artificial Netlist Generator☆46Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- ☆32Updated 4 years ago
- Machine Generated Analog IC Layout☆268Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Updated 5 years ago
- VLSI EDA Global Router☆80Updated 8 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Updated last year
- ☆21Updated 2 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Updated 5 months ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆48Updated last year