krzhu / IdeaPlaceExLinks
Analog and mixed-signal automatic placer
☆11Updated 2 years ago
Alternatives and similar repositories for IdeaPlaceEx
Users that are interested in IdeaPlaceEx are comparing it to the libraries listed below
Sorting:
- Analog Placement Quality Prediction☆21Updated 2 years ago
- ☆12Updated 11 months ago
- ☆16Updated 4 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆39Updated 7 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 9 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Artificial Netlist Generator☆39Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆48Updated 4 months ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆12Updated 3 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆10Updated 2 months ago
- awesome-Analog-IC-Design-Automation☆37Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆56Updated 4 years ago
- ☆24Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- ☆17Updated 8 months ago
- ☆31Updated 3 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- ☆25Updated 2 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ☆20Updated 2 years ago
- ☆44Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago