krzhu / IdeaPlaceEx
Analog and mixed-signal automatic placer
☆11Updated 2 years ago
Alternatives and similar repositories for IdeaPlaceEx:
Users that are interested in IdeaPlaceEx are comparing it to the libraries listed below
- Analog Placement Quality Prediction☆20Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 5 months ago
- ☆15Updated 3 years ago
- awesome-Analog-IC-Design-Automation☆33Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆13Updated last year
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Artificial Netlist Generator☆37Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆30Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆70Updated 7 months ago
- Global Router Built for ICCAD Contest 2019☆30Updated 5 years ago
- ☆24Updated last year
- An analytical VLSI placer☆28Updated 3 years ago
- ☆37Updated last month
- ☆18Updated last year
- ☆43Updated 11 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- ☆53Updated 4 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆34Updated this week
- ☆10Updated 3 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- ☆12Updated 6 years ago
- ☆44Updated last year
- ☆16Updated 6 months ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆11Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago