krzhu / IdeaPlaceExLinks
Analog and mixed-signal automatic placer
☆11Updated 2 years ago
Alternatives and similar repositories for IdeaPlaceEx
Users that are interested in IdeaPlaceEx are comparing it to the libraries listed below
Sorting:
- ☆12Updated last year
- Analog Placement Quality Prediction☆24Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆48Updated 9 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- awesome-Analog-IC-Design-Automation☆39Updated 2 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- Circuit release of the MAGICAL project☆36Updated 5 years ago
- Bounded-Skew DME v1.3☆14Updated 7 years ago
- ☆17Updated 4 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Artificial Netlist Generator☆40Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 7 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- ☆31Updated 3 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆39Updated 3 months ago
- Machine Generated Analog IC Layout☆248Updated last year
- ☆23Updated 9 months ago
- ☆10Updated 4 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- ☆53Updated 2 months ago
- ☆17Updated 11 months ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Updated 4 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆40Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- ☆45Updated last year