LukeVassallo / RL_PCBLinks
RL_PCB is a novel learning-based method for optimising the placement of circuit components on a Printed Circuit Board (PCB).
☆48Updated last year
Alternatives and similar repositories for RL_PCB
Users that are interested in RL_PCB are comparing it to the libraries listed below
Sorting:
- ☆23Updated 5 years ago
- ☆13Updated 2 years ago
- Annealing-based PCB placement tool☆39Updated 5 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆28Updated last year
- ☆107Updated 4 months ago
- ☆32Updated 4 years ago
- ☆67Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated 11 months ago
- Deep Reinforcement Learning of Analog Circuit Designs☆126Updated 2 years ago
- ☆69Updated last month
- ☆34Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- ☆87Updated 3 months ago
- ☆95Updated 5 months ago
- Datasets for EDA LLM research☆35Updated 11 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆46Updated 3 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆286Updated 3 weeks ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆15Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆177Updated 6 months ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆34Updated last year
- Analog Placement Quality Prediction☆25Updated 2 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Updated 3 years ago
- The release for ICML 2023 paper☆50Updated last year
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆23Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆59Updated 6 months ago
- Artificial Netlist Generator☆45Updated last year
- ☆15Updated 3 years ago