RL_PCB is a novel learning-based method for optimising the placement of circuit components on a Printed Circuit Board (PCB).
☆51Jun 18, 2024Updated last year
Alternatives and similar repositories for RL_PCB
Users that are interested in RL_PCB are comparing it to the libraries listed below
Sorting:
- ☆14Oct 25, 2023Updated 2 years ago
- Annealing-based PCB placement tool☆40May 26, 2020Updated 5 years ago
- ☆24Aug 11, 2020Updated 5 years ago
- ☆18Jun 17, 2020Updated 5 years ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆30May 23, 2025Updated 9 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆68Jan 5, 2026Updated last month
- ☆34Mar 12, 2025Updated 11 months ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆34Nov 13, 2024Updated last year
- Simple and SCM-friendly KiCad file parser based on Python dataclasses for KiCad 6.0 and up.☆117Jul 10, 2024Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Nov 4, 2024Updated last year
- EDIF netlist checker tool☆27Oct 24, 2022Updated 3 years ago
- [ICML 2023] ChiPFormer: Transferable Chip Placement via Offline Decision Transformer☆54Feb 22, 2026Updated last week
- ☆29Jun 23, 2023Updated 2 years ago
- ☆265Jul 8, 2024Updated last year
- Reinforcement learning assisted analog layout design flow.☆27Jun 17, 2024Updated last year
- KiCad Python abstraction layer☆31Oct 20, 2021Updated 4 years ago
- Automated Large-Scale PIC Routing (accepted at ISPD 2025)☆33Jan 13, 2026Updated last month
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆291Nov 23, 2025Updated 3 months ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Aug 4, 2023Updated 2 years ago
- Fix syntax errors of LLM-generated RTL☆43May 23, 2024Updated last year
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated last week
- Detected Hotspots in the Lithography process using Vision Transformers, Convolution Neural Networks and Artificial Neural Networks, and c…☆43Dec 26, 2025Updated 2 months ago
- ☆10Mar 28, 2025Updated 11 months ago
- ☆11Oct 24, 2024Updated last year
- ☆42Jun 1, 2021Updated 4 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- ☆11Oct 28, 2021Updated 4 years ago
- Dynamic workflow tooling for Odoo☆10Feb 16, 2022Updated 4 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Build circuits like legos!☆11Jun 22, 2025Updated 8 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- A test with HyperApp and RxJS☆14Mar 12, 2025Updated 11 months ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 11 months ago
- SketchLattice @ICCV21☆10Mar 28, 2022Updated 3 years ago
- [ICLR 2025] Official implementation of "Expand and Compress: Exploring Tuning Principles for Continual Spatio-Temporal Graph Forecasting"☆25Oct 30, 2025Updated 4 months ago
- some wrappers to work with the coco API☆11Feb 16, 2021Updated 5 years ago