TUM-LIS / glipLinks
Generic Logic Interfacing Project
☆47Updated 5 years ago
Alternatives and similar repositories for glip
Users that are interested in glip are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- Small footprint and configurable JESD204B core☆47Updated last week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- ☆63Updated 6 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- ☆32Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago