TUM-LIS / glip
Generic Logic Interfacing Project
☆45Updated 4 years ago
Alternatives and similar repositories for glip:
Users that are interested in glip are comparing it to the libraries listed below
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week
- SoftCPU/SoC engine-V☆54Updated last month
- Small footprint and configurable JESD204B core☆42Updated 3 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Extensible FPGA control platform☆59Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Wishbone interconnect utilities☆39Updated 2 months ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 9 months ago
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- Revision Control Labs and Materials☆24Updated 7 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- A padring generator for ASICs☆25Updated last year
- ☆36Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆17Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆43Updated 9 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Virtual development board for HDL design☆41Updated 2 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆27Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago