Generic Logic Interfacing Project
☆49Jul 29, 2020Updated 6 years ago
Alternatives and similar repositories for glip
Users that are interested in glip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆33Jul 28, 2020Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆19Oct 5, 2020Updated 6 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆33Jul 15, 2026Updated 3 months ago
- An abstract model of EDA tool projects.☆14Updated this week
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last month
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- USB interface for FPGA using a the Cypress FX3☆20Mar 24, 2020Updated 6 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆48Oct 21, 2019Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆16Mar 11, 2015Updated 11 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 9 months ago
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- FPU Generator☆21Updated this week
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- a collection of open sourced VHDL for cryptography☆12Aug 10, 2018Updated 8 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago
- A very very fast VHDL implementation of the WPA2 encryption algorithm.☆26Jul 15, 2017Updated 9 years ago
- SuperSpeed Design Examples V1.2 From John Hyde's book (i.e. Superspeed Device Design by Example.)☆13Sep 25, 2018Updated 8 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago