Generic Logic Interfacing Project
☆48Jul 29, 2020Updated 5 years ago
Alternatives and similar repositories for glip
Users that are interested in glip are comparing it to the libraries listed below
Sorting:
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 10 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Dec 17, 2025Updated 2 months ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆33Nov 23, 2020Updated 5 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97May 24, 2022Updated 3 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- Firmware for the Cypress EZ-USB FX3 microcontroller on the FreeSRP☆17Apr 15, 2017Updated 8 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- spi memory controller☆23Jan 5, 2017Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- USB interface for FPGA using a the Cypress FX3☆18Mar 24, 2020Updated 5 years ago
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- LibreCores Web Site☆36Jan 7, 2023Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆25Feb 23, 2026Updated last week
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 7 years ago