TUM-LIS / glipLinks
Generic Logic Interfacing Project
☆46Updated 5 years ago
Alternatives and similar repositories for glip
Users that are interested in glip are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- VHDL PCIe Transceiver☆29Updated 5 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- Small footprint and configurable JESD204B core☆45Updated 2 months ago
- Library of reusable VHDL components☆28Updated last year
- ☆33Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ☆32Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 2 weeks ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- Docker Development Environment for SpinalHDL☆20Updated 11 months ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago