unihd-cag / openhmcLinks
openHMC - an open source Hybrid Memory Cube Controller
☆48Updated 9 years ago
Alternatives and similar repositories for openhmc
Users that are interested in openhmc are comparing it to the libraries listed below
Sorting:
- SoCRocket - Core Repository☆37Updated 8 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ☆66Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆65Updated 8 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆62Updated 4 years ago
- Simple single-port AXI memory interface☆44Updated last year
- ☆39Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- General Purpose AXI Direct Memory Access☆55Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Open Source PHY v2☆29Updated last year
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 2 weeks ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated 11 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 2 months ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ☆20Updated 5 years ago
- ☆88Updated 2 years ago