unihd-cag / openhmcLinks
openHMC - an open source Hybrid Memory Cube Controller
☆50Updated 9 years ago
Alternatives and similar repositories for openhmc
Users that are interested in openhmc are comparing it to the libraries listed below
Sorting:
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- ☆67Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last week
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- FOS - FPGA Operating System☆73Updated 5 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Public release☆56Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Next generation CGRA generator☆115Updated this week
- ☆67Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- ☆25Updated last year
- ☆40Updated last year
- Simple single-port AXI memory interface☆46Updated last year
- ☆78Updated 11 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆72Updated last year
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year