Alternatives and similar repositories for introductory-guide-to-chisel

Users that are interested in introductory-guide-to-chisel are comparing it to the libraries listed below

• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated last year
• ryuz / jelly
  Original FPGA platform
  ☆71Updated last week
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆171Updated 4 months ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆46Updated 2 weeks ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆108Updated 11 months ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆108Updated 3 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 3 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆32Updated last year
• shioyadan / meno
  Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…
  ☆16Updated last month
• HirokiNakahara / FPGA_lecture
  Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.
  ☆28Updated 4 years ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆23Updated 3 years ago
• munetomo-maruyama / mmRISC-1
  RISC-V RV32IMAFC Core for MCU
  ☆40Updated 10 months ago
• aquaxis / FPGAMAG18
  FPGA Magazine No.18 - RISC-V
  ☆17Updated 8 years ago
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆26Updated 2 years ago
• taichi-ishitani / rice
  ☆21Updated 3 months ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆22Updated 5 years ago
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆57Updated last week
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆61Updated 2 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 6 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆53Updated 9 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆36Updated 11 years ago
• chadyuu / riscv-chisel-book
  ☆236Updated 2 years ago
• fixstars / ultra96_design
  Repository of HW design and SW for Ultra96 board + MIPI board
  ☆17Updated 6 years ago
• NNgen / nngen
  NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
  ☆357Updated 2 years ago
• rits-drsl / ZybotR2-96-fpt19
  An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
  ☆18Updated 5 years ago
• tenstorrent / riescue
  RISC-V Directed Test Framework and Compliance Suite, RiESCUE
  ☆45Updated 3 weeks ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆54Updated 5 years ago