kevinliutong / chiselmill
☆10Updated 2 years ago
Related projects: ⓘ
- eyeriss-chisel3☆35Updated 2 years ago
- ☆17Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆34Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆37Updated last month
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 7 years ago
- ☆54Updated 2 months ago
- ☆23Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆12Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆15Updated last month
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- ☆31Updated 7 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆51Updated 8 months ago
- verification of simple axi-based cache☆16Updated 5 years ago
- An almost empty chisel project as a starting point for hardware design☆28Updated last year
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago
- ☆35Updated 5 years ago
- Coarse Grained Reconfigurable Array☆19Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆53Updated last month
- ☆43Updated this week
- ☆19Updated last year
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆44Updated 2 years ago
- A verilog implementation for Network-on-Chip☆60Updated 6 years ago
- ☆21Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆11Updated last year
- ☆31Updated last year
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆11Updated 2 months ago