kevinliutong / chiselmill

Related projects ⓘ

Alternatives and complementary repositories for chiselmill

• OSCPU / chisel-playground
  ☆56Updated 4 months ago
• pulp-platform / fpu
  ☆37Updated 5 years ago
• ljgibbslf / basic_cache_core
  ☆25Updated 4 years ago
• Boucii / RISC-V-Ladder
  An out-of-order, dual issueed RISC-V core and SOC, a working project.
  ☆11Updated last year
• rgb000000 / eyeriss-chisel3
  eyeriss-chisel3
  ☆39Updated 2 years ago
• mfkiwl / E203_dma
  ☆9Updated 4 years ago
• THU-DSP-LAB / ventus-gpgpu-cpp-simulator
  Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus
  ☆19Updated 3 months ago
• sequencer / arithmetic
  ☆31Updated last month
• light-ly / chisel-template
  自建 chisel 工程模板
  ☆12Updated last year
• IObundle / iob-versat
  Coarse Grained Reconfigurable Array
  ☆19Updated 3 months ago
• msyksphinz-self / riscv-vector-tests
  Original test vector of RISC-V Vector Extension
  ☆11Updated 3 years ago
• sifive / block-inclusivecache-sifive
  ☆75Updated 2 years ago
• CherrySprings / CherrySprings
  ☆16Updated last year
• Starrynightzyq / soNN
  A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.
  ☆27Updated 3 years ago
• ehao222 / ASIC-design-example-RISC-CPU
  Base on Synopsys platform using VCS,DC,ICC,PT.
  ☆11Updated 3 years ago
• loghall / axi_cache
  verification of simple axi-based cache
  ☆17Updated 5 years ago
• tom01h / zero-riscy
  zero-riscy CPU Core
  ☆14Updated 6 years ago
• whutddk / RiftCore
  RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System
  ☆35Updated 2 years ago
• schoeberl / chisel-empty
  An almost empty chisel project as a starting point for hardware design
  ☆29Updated last year
• lingscale / cc01
  ☆31Updated last year
• OSCPU / ysyxSoC
  ☆76Updated 2 months ago
• ic-lab-duth / DRIM-S
  DUTH RISC-V Superscalar Microprocessor
  ☆28Updated 3 weeks ago
• ucb-ucie / uciedigital
  Pure digital components of a UCIe controller
  ☆48Updated 2 weeks ago
• linkuri267 / cnn_accelerator
  CNN accelerator using NoC architecture
  ☆15Updated 5 years ago
• mpskex / chisel-npu
  Chisel implementation of Neural Processing Unit for System on the Chip
  ☆13Updated 3 weeks ago
• rhit-neuro / deca
  ☆21Updated 4 years ago
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆47Updated 2 years ago
• samehattia / StateMover
  StateMover is a checkpoint-based debugging framework for FPGAs.
  ☆17Updated 2 years ago
• ic-lab-duth / RISC-V-Vector
  Vector processor for RISC-V vector ISA
  ☆110Updated 4 years ago
• zebmehring / Processor-Cache
  A Verilog implementation of a processor cache.
  ☆19Updated 6 years ago