☆11Apr 29, 2022Updated 3 years ago
Alternatives and similar repositories for chiselmill
Users that are interested in chiselmill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆35Jul 17, 2022Updated 3 years ago
- ☆38Dec 8, 2024Updated last year
- ☆34Oct 21, 2025Updated 5 months ago
- DLAFNet: Direct LiDAR-Aerial Fusion Network for Semantic Segmentation of 2D Aerial Image and 3D LiDAR Point Cloud☆18Nov 21, 2023Updated 2 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Hardware-assisted Data-flow Isolation☆29Jan 28, 2018Updated 8 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆12Jan 28, 2019Updated 7 years ago
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 5 years ago
- asynchronous fifo based on verilog☆14Apr 14, 2022Updated 3 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場☆40Apr 11, 2025Updated 11 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆13Jun 5, 2020Updated 5 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- This repo has been put together to demonstrate a number of simple MIPS Processors written in Chisel.☆18Jul 9, 2021Updated 4 years ago
- ☆10May 17, 2019Updated 6 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 2 years ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- An extension for coc.nvim to enable Java debugging via jdt.ls☆10Mar 18, 2023Updated 3 years ago
- SHUOSC RISC-V implementation☆11May 12, 2024Updated last year
- A command that to read novel on terminal.☆10Sep 23, 2019Updated 6 years ago
- A Sobol sequence generator for Scala and Javascript☆15Feb 15, 2020Updated 6 years ago
- A high performance timer based on timerwheel for Nim.☆11Sep 2, 2020Updated 5 years ago
- 在module level分析模型的性能☆12Jun 21, 2025Updated 9 months ago
- The closs platform shell of Nim, by Nim, for Nim☆11Dec 14, 2018Updated 7 years ago
- ☆71Feb 2, 2026Updated last month
- The implemention & test code for xilinx fft ip core(v 9.0), standard AIX4, for future reference☆16Jul 14, 2019Updated 6 years ago
- Nim wrapper for librdkafka☆10Dec 28, 2023Updated 2 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Apr 2, 2024Updated last year