Latest in the line of the E32 processors with better/generic cache placement
☆10Feb 25, 2023Updated 3 years ago
Alternatives and similar repositories for e32e
Users that are interested in e32e are comparing it to the libraries listed below
Sorting:
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 10 months ago
- ☆15May 17, 2025Updated 9 months ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- APB Logic☆24Feb 24, 2026Updated last week
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- ☆21Feb 20, 2026Updated last week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- ☆25Aug 7, 2023Updated 2 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Apr 27, 2016Updated 9 years ago
- Download proccedings from DVCon☆22Jun 9, 2021Updated 4 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- ☆23Feb 23, 2016Updated 10 years ago
- YAMM package repository☆32Mar 20, 2023Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- Blender addon for importing Megascans from local directory or zip file.☆10Jun 10, 2025Updated 8 months ago
- System on Chip verified with UVM/OSVVM/FV☆32Jan 27, 2026Updated last month
- ☆33Oct 4, 2017Updated 8 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆39Nov 24, 2022Updated 3 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 9 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated last month
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated last year
- Example software projects to accompany the Armv8-M architecture User Guides☆36Jan 27, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Feb 20, 2026Updated last week