Latest in the line of the E32 processors with better/generic cache placement
☆10Feb 25, 2023Updated 3 years ago
Alternatives and similar repositories for e32e
Users that are interested in e32e are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- MBLANC: mini Board Lab and Companion☆11Jan 5, 2023Updated 3 years ago
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year
- ☆15May 17, 2025Updated 10 months ago
- Go SQL driver for sqlite3 in browser (sql.js) from go-wasm☆17Apr 19, 2022Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- APB Logic☆24Feb 24, 2026Updated 3 weeks ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 11 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Code from the book "FreeBSD Device Drivers: A Guide for the Intrepid"☆12Oct 10, 2016Updated 9 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- Automatically exported from code.google.com/p/tpzsimul☆12Jul 7, 2015Updated 10 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- ☆13Mar 3, 2026Updated 2 weeks ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- ☆33Nov 25, 2022Updated 3 years ago
- ☆21Mar 11, 2026Updated last week
- Packaging system for Mac OS X 10.5 and above; heavy optimisations, no redundant packages and a bonus beer theme☆15Apr 25, 2016Updated 9 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Solaris/PPC☆21Jun 25, 2014Updated 11 years ago
- PMOD boards for ULX3S☆48Aug 24, 2023Updated 2 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- Records Damage and Healing for Graph Based Display.☆11Jul 10, 2025Updated 8 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- ☆25Aug 7, 2023Updated 2 years ago
- quake for k210☆45Mar 27, 2019Updated 6 years ago
- ``Hello World'' for a Little-Endian OpenPower world (freestanding)☆19Oct 19, 2016Updated 9 years ago
- Port of OpenAI's Whisper model in C/C++☆10Jul 12, 2023Updated 2 years ago