ecilasun / e32e
Latest in the line of the E32 processors with better/generic cache placement
☆10Updated last year
Related projects ⓘ
Alternatives and complementary repositories for e32e
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- Small SERV-based SoC primarily for OpenMPW tapeout☆35Updated last year
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- MMC (and derivative standards) host controller☆22Updated 4 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- A pipelined RISC-V processor☆48Updated 11 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- Wishbone interconnect utilities☆37Updated 6 months ago
- USB virtual model in C++ for Verilog☆28Updated last month
- A SoC for DOOM☆16Updated 3 years ago
- ☆57Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆11Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- ☆33Updated 2 years ago
- ☆36Updated 2 years ago
- RISC-V processor☆28Updated 2 years ago
- RISC-V Nox core☆61Updated 3 months ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- Universal Advanced JTAG Debug Interface☆17Updated 6 months ago
- ☆18Updated 4 years ago
- Open Source AES☆31Updated 7 months ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- APB Logic☆12Updated 9 months ago