ecilasun / e32eLinks
Latest in the line of the E32 processors with better/generic cache placement
☆10Updated 2 years ago
Alternatives and similar repositories for e32e
Users that are interested in e32e are comparing it to the libraries listed below
Sorting:
- RISC-V processor☆31Updated 3 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- ☆33Updated 2 years ago
- A SoC for DOOM☆17Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- Virtual development board for HDL design☆42Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆15Updated last week
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Advanced Debug Interface☆15Updated 4 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Atom Hardware IDE☆13Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- ☆18Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- Wishbone SATA Controller☆18Updated 2 weeks ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago