azonenberg / misc-devboardsLinks
Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo
☆15Updated last week
Alternatives and similar repositories for misc-devboards
Users that are interested in misc-devboards are comparing it to the libraries listed below
Sorting:
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆20Updated 7 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- Artix7 SOM☆18Updated 8 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Demo board for TT4 and beyond☆21Updated 3 months ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆22Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last month
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆39Updated 2 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Updated 2 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- My KiCAD libraries☆17Updated last week
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- CRUVI Standard Specifications☆19Updated last year
- NeTV2 SoC based on LiteX☆16Updated 6 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆21Updated this week
- Here is a bunch of util IPs☆10Updated 6 years ago
- Low cost open source Lattice iCE40UP5k FPGA board.☆20Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- ☆19Updated 4 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week