gewuek / vitis_ai_custom_platform_flowLinks
This project is trying to create a base vitis platform to run with DPU
☆47Updated 4 years ago
Alternatives and similar repositories for vitis_ai_custom_platform_flow
Users that are interested in vitis_ai_custom_platform_flow are comparing it to the libraries listed below
Sorting:
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- ☆46Updated 7 years ago
- ☆66Updated 3 years ago
- PYNQ Composabe Overlays☆72Updated 11 months ago
- ☆126Updated 6 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆71Updated last year
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆55Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- ☆65Updated 6 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆155Updated 5 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆47Updated 5 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- PYNQ demo as seen at FPL 2018☆21Updated 4 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago