This project is trying to create a base vitis platform to run with DPU
☆49Jul 8, 2020Updated 5 years ago
Alternatives and similar repositories for vitis_ai_custom_platform_flow
Users that are interested in vitis_ai_custom_platform_flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- For v1.2 test☆12Sep 5, 2020Updated 5 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated 10 months ago
- ☆509Jan 16, 2026Updated 5 months ago
- ☆79Jul 27, 2022Updated 3 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆103Jun 15, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆16Jan 20, 2021Updated 5 years ago
- ☆139Nov 26, 2025Updated 7 months ago
- Board files to build Ultra 96 PYNQ image☆158Sep 14, 2025Updated 9 months ago
- Used for overriding files generated by PetaLinux with Avnet board specific configurations.☆12Mar 24, 2025Updated last year
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 6 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Mar 27, 2025Updated last year
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- ☆11Apr 15, 2024Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆117Feb 22, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 7 months ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 6 years ago
- A project to demonstrate Xilinx MPSOC running Ubuntu☆21Feb 8, 2026Updated 4 months ago
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Sep 7, 2020Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Vitis HLS Library for FINN☆224May 27, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Firmware binaries for Microchip ATWILC Wireless Devices (ATWILC1000 & ATWILC3000)☆16Feb 23, 2026Updated 4 months ago
- Zynq-7000 DPU TRD☆49Jul 19, 2019Updated 6 years ago
- Benchmarks for Characterizing the Deployment of Deep Neural Networks on Commercial Edge Devices - IISWC'19 Paper☆17Nov 2, 2019Updated 6 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)☆122Apr 29, 2022Updated 4 years ago
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆29Jun 26, 2020Updated 6 years ago
- A simple OpenGL 3.2 example using MSVS 2010 and freeglut☆12Feb 4, 2013Updated 13 years ago
- The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to d…☆16Aug 15, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆793Jun 11, 2026Updated 3 weeks ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆164Jan 29, 2021Updated 5 years ago
- ☆13Jun 12, 2018Updated 8 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- Vitis In-Depth Tutorials☆1,582May 22, 2026Updated last month