This project is trying to create a base vitis platform to run with DPU
☆49Jul 8, 2020Updated 5 years ago
Alternatives and similar repositories for vitis_ai_custom_platform_flow
Users that are interested in vitis_ai_custom_platform_flow are comparing it to the libraries listed below
Sorting:
- For v1.2 test☆12Sep 5, 2020Updated 5 years ago
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- ☆76Jul 27, 2022Updated 3 years ago
- ☆500Jan 16, 2026Updated last month
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- ☆137Nov 26, 2025Updated 3 months ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 5 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,725Feb 24, 2026Updated last week
- Board files to build Ultra 96 PYNQ image☆157Sep 14, 2025Updated 5 months ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Mar 27, 2025Updated 11 months ago
- meta-petalinux distro layer supporting Xilinx Tools☆100Nov 20, 2025Updated 3 months ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Mar 20, 2020Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Mar 22, 2024Updated last year
- ☆11Apr 15, 2024Updated last year
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Used for overriding files generated by PetaLinux with Avnet board specific configurations.☆12Mar 24, 2025Updated 11 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Feb 22, 2021Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 5 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Jan 13, 2016Updated 10 years ago
- ☆13Jun 12, 2018Updated 7 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- Benchmarks for Characterizing the Deployment of Deep Neural Networks on Commercial Edge Devices - IISWC'19 Paper☆17Nov 2, 2019Updated 6 years ago
- Tutorial for Vitis AI using the Sign Language MNIST☆17Apr 12, 2023Updated 2 years ago
- Vitis HLS Library for FINN☆215Feb 25, 2026Updated last week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to d…☆15Aug 15, 2020Updated 5 years ago
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Sep 7, 2020Updated 5 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆163Jan 29, 2021Updated 5 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆76Feb 13, 2022Updated 4 years ago
- Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)☆122Apr 29, 2022Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- ☆763Jan 22, 2026Updated last month
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆29Jun 26, 2020Updated 5 years ago