gewuek / vitis_ai_custom_platform_flowLinks
This project is trying to create a base vitis platform to run with DPU
☆47Updated 4 years ago
Alternatives and similar repositories for vitis_ai_custom_platform_flow
Users that are interested in vitis_ai_custom_platform_flow are comparing it to the libraries listed below
Sorting:
- PYNQ Composabe Overlays☆73Updated last year
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- ☆128Updated 2 weeks ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Board files to build Ultra 96 PYNQ image☆155Updated 6 months ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆72Updated last year
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆66Updated 3 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- DPU on PYNQ☆222Updated last year
- ☆15Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆57Updated 5 years ago
- ☆46Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- ☆65Updated 6 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 3 years ago
- Vitis HLS Library for FINN☆198Updated 2 weeks ago