gewuek / vitis_ai_custom_platform_flowLinks
This project is trying to create a base vitis platform to run with DPU
☆48Updated 5 years ago
Alternatives and similar repositories for vitis_ai_custom_platform_flow
Users that are interested in vitis_ai_custom_platform_flow are comparing it to the libraries listed below
Sorting:
- DPU on PYNQ☆228Updated 2 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated last month
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- ☆65Updated 3 years ago
- ☆132Updated 4 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- ☆70Updated 6 years ago
- ☆117Updated 4 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆112Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- IC implementation of TPU☆135Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆279Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago