ConstantPark / Neural-Network-Acceleration-2
Neural Network Acceleration using CPU/GPU, ASIC, FPGA
☆61Updated 4 years ago
Alternatives and similar repositories for Neural-Network-Acceleration-2
Users that are interested in Neural-Network-Acceleration-2 are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆52Updated 5 years ago
- ☆13Updated 4 years ago
- ☆70Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Study Group of Deep Learning Compiler☆158Updated 2 years ago
- Approximate layers - TensorFlow extension☆27Updated last month
- Simulator for BitFusion☆99Updated 4 years ago
- nnq_cnd_study stands for Neural Network Quantization & Compact Networks Design Study☆13Updated 4 years ago
- ☆14Updated 2 years ago
- An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.☆22Updated 6 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆138Updated 5 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆23Updated 3 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆120Updated 2 months ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆51Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- Eyeriss chip simulator☆36Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- ☆40Updated 5 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆20Updated last month
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- ☆27Updated 5 years ago