ConstantPark / Neural-Network-Acceleration-2Links
Neural Network Acceleration using CPU/GPU, ASIC, FPGA
☆62Updated 4 years ago
Alternatives and similar repositories for Neural-Network-Acceleration-2
Users that are interested in Neural-Network-Acceleration-2 are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆52Updated 5 years ago
- ☆71Updated 5 years ago
- ☆13Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆140Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Study Group of Deep Learning Compiler☆161Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- ☆23Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- ☆19Updated 4 years ago
- ☆34Updated 6 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆72Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 2 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- ☆36Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- ☆28Updated 4 months ago
- nnq_cnd_study stands for Neural Network Quantization & Compact Networks Design Study☆13Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆101Updated 4 months ago
- ☆35Updated 5 years ago
- ☆16Updated 4 years ago