ConstantPark / Neural-Network-Acceleration-2Links
Neural Network Acceleration using CPU/GPU, ASIC, FPGA
☆63Updated 5 years ago
Alternatives and similar repositories for Neural-Network-Acceleration-2
Users that are interested in Neural-Network-Acceleration-2 are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆53Updated 5 years ago
- ☆71Updated 5 years ago
- ☆13Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- ☆23Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- nnq_cnd_study stands for Neural Network Quantization & Compact Networks Design Study☆13Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 3 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- ☆35Updated 5 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- ☆34Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 5 months ago
- ☆19Updated 4 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆53Updated 2 years ago
- Study Group of Deep Learning Compiler☆163Updated 2 years ago
- ☆72Updated 2 years ago
- ☆25Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- ☆40Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆26Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- Simulator for BitFusion☆101Updated 5 years ago