ConstantPark / Neural-Network-Acceleration-2
Neural Network Acceleration using CPU/GPU, ASIC, FPGA
☆60Updated 4 years ago
Alternatives and similar repositories for Neural-Network-Acceleration-2:
Users that are interested in Neural-Network-Acceleration-2 are comparing it to the libraries listed below
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆51Updated 5 years ago
- ☆12Updated 4 years ago
- Study Group of Deep Learning Compiler☆158Updated 2 years ago
- ☆70Updated 5 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- nnq_cnd_study stands for Neural Network Quantization & Compact Networks Design Study☆13Updated 4 years ago
- ☆16Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- Approximate layers - TensorFlow extension☆27Updated last week
- This repository is a meta package to provide Samsung OneMCC (Memory Coupled Computing) infrastructure.☆27Updated last year
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆36Updated 3 weeks ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last week
- Simulator for BitFusion☆99Updated 4 years ago
- ☆33Updated 6 years ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆137Updated 5 years ago
- ☆34Updated 4 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆84Updated 2 years ago
- ☆23Updated 3 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.☆22Updated 5 months ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆115Updated last month
- An FPGA Accelerator for Transformer Inference☆80Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago