ConstantPark / Neural-Network-Acceleration-2
Neural Network Acceleration using CPU/GPU, ASIC, FPGA
☆60Updated 4 years ago
Alternatives and similar repositories for Neural-Network-Acceleration-2:
Users that are interested in Neural-Network-Acceleration-2 are comparing it to the libraries listed below
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆51Updated 4 years ago
- ☆12Updated 4 years ago
- nnq_cnd_study stands for Neural Network Quantization & Compact Networks Design Study☆13Updated 4 years ago
- Study Group of Deep Learning Compiler☆156Updated 2 years ago
- ☆23Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆54Updated 3 years ago
- ☆69Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆92Updated 3 weeks ago
- This is an implementation of YOLO using LSQ network quantization method.☆22Updated 2 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆26Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆66Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆131Updated 5 years ago
- Approximate layers - TensorFlow extension☆26Updated 8 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆47Updated this week
- Simulator for BitFusion☆94Updated 4 years ago
- This repository is a meta package to provide Samsung OneMCC (Memory Coupled Computing) infrastructure.☆27Updated last year
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆33Updated 2 weeks ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last month
- Eyeriss chip simulator☆35Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- A Toy-Purpose TPU Simulator☆10Updated 7 months ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.☆20Updated 2 months ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆41Updated last year