ConstantPark / Neural-Network-Acceleration-2Links
Neural Network Acceleration using CPU/GPU, ASIC, FPGA
☆60Updated 4 years ago
Alternatives and similar repositories for Neural-Network-Acceleration-2
Users that are interested in Neural-Network-Acceleration-2 are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆52Updated 5 years ago
- ☆13Updated 4 years ago
- ☆71Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated last month
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Study Group of Deep Learning Compiler☆160Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- nnq_cnd_study stands for Neural Network Quantization & Compact Networks Design Study☆13Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- This is an implementation of YOLO using LSQ network quantization method.☆23Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ☆23Updated 3 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆79Updated last year
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆125Updated 3 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆36Updated this week
- ☆30Updated 7 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- ☆35Updated 5 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆25Updated 2 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆34Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- ☆19Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago