ConstantPark / Neural-Network-Acceleration-2
Neural Network Acceleration using CPU/GPU, ASIC, FPGA
☆60Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Neural-Network-Acceleration-2
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆51Updated 4 years ago
- Study Group of Deep Learning Compiler☆152Updated last year
- ☆12Updated 4 years ago
- ☆69Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆71Updated this week
- ☆23Updated 3 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆131Updated 4 years ago
- RTL implementation of Flex-DPE.☆89Updated 4 years ago
- nnq_cnd_study stands for Neural Network Quantization & Compact Networks Design Study☆13Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- ☆32Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Eyeriss chip simulator☆32Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆45Updated this week
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆33Updated last week
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆17Updated 8 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆31Updated last year
- Docker container with tools for the Timeloop/Accelergy tutorial☆23Updated 6 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆64Updated 10 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆110Updated last year