ConstantPark / Neural-Network-Acceleration-2Links
Neural Network Acceleration using CPU/GPU, ASIC, FPGA
☆63Updated 5 years ago
Alternatives and similar repositories for Neural-Network-Acceleration-2
Users that are interested in Neural-Network-Acceleration-2 are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM☆54Updated 5 years ago
- ☆14Updated 5 years ago
- ☆71Updated 5 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- ☆23Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Study Group of Deep Learning Compiler☆165Updated 2 years ago
- ☆35Updated 6 years ago
- Eyeriss chip simulator☆38Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆146Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- ☆19Updated 4 years ago
- ☆31Updated 7 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆59Updated last month
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆52Updated last year
- ☆72Updated 2 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- DAC System Design Contest 2020☆29Updated 5 years ago
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- ☆16Updated 4 years ago
- ☆35Updated 5 years ago
- ☆10Updated 6 years ago
- ☆62Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago