kmanev / ZynqUSp-AXI-Speedtest
☆14Updated 5 years ago
Alternatives and similar repositories for ZynqUSp-AXI-Speedtest:
Users that are interested in ZynqUSp-AXI-Speedtest are comparing it to the libraries listed below
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆63Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆60Updated 5 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- ☆31Updated 5 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆13Updated last year
- A systolic array matrix multiplier☆24Updated 5 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- ☆26Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆54Updated last month
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 6 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- Public release☆50Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- ☆71Updated 2 years ago
- Verilog implementation of Softmax function☆60Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆57Updated 4 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 4 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago