kmanev / ZynqUSp-AXI-SpeedtestLinks
☆14Updated 5 years ago
Alternatives and similar repositories for ZynqUSp-AXI-Speedtest
Users that are interested in ZynqUSp-AXI-Speedtest are comparing it to the libraries listed below
Sorting:
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆123Updated 2 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆65Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Tutorials on HLS Design☆52Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 11 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- Vitis HLS Library for FINN☆206Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- ☆72Updated 2 years ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- ☆34Updated 6 years ago
- ☆77Updated 10 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- ☆44Updated 11 months ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- ☆58Updated 5 years ago