kmanev / ZynqUSp-AXI-Speedtest
☆14Updated 5 years ago
Alternatives and similar repositories for ZynqUSp-AXI-Speedtest:
Users that are interested in ZynqUSp-AXI-Speedtest are comparing it to the libraries listed below
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆13Updated 11 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆59Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 5 months ago
- ☆60Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆27Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆66Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆41Updated 5 months ago
- ☆29Updated 5 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆15Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆11Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆71Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆36Updated 2 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆28Updated 4 years ago
- Spiking Neural Network Accelerator☆13Updated 2 years ago
- CNN accelerator using NoC architecture☆15Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆139Updated 5 years ago
- ☆56Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆88Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago