NNgen / nngenLinks
NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
☆352Updated last year
Alternatives and similar repositories for nngen
Users that are interested in nngen are comparing it to the libraries listed below
Sorting:
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆319Updated 9 months ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆158Updated 6 months ago
- RISC-V Integration for PYNQ☆173Updated 5 years ago
- magma circuits☆261Updated 7 months ago
- A template project for beginning new Chisel work☆641Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- Code generation tool for control and status registers☆391Updated this week
- DPU on PYNQ☆221Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆421Updated 5 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆360Updated 7 years ago
- Vitis HLS Library for FINN☆198Updated this week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆272Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆155Updated 5 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆217Updated 2 months ago
- ☆94Updated 11 months ago
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Bus bridges and other odds and ends☆563Updated last month
- Common SystemVerilog components☆623Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆413Updated last month
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆466Updated 6 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 3 weeks ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆717Updated 11 months ago
- ☆190Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆373Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Ariane is a 6-stage RISC-V CPU☆137Updated 5 years ago