NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
☆367Oct 17, 2023Updated 2 years ago
Alternatives and similar repositories for nngen
Users that are interested in nngen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆327Mar 8, 2026Updated 6 months ago
- Train and deploy LUT-based neural networks on FPGAs☆121Jun 12, 2024Updated 2 years ago
- ☆74Mar 22, 2020Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆110Apr 14, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆801Jun 15, 2024Updated 2 years ago
- ☆71Apr 30, 2025Updated last year
- Original FPGA platform☆76Aug 26, 2026Updated 3 weeks ago
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last week
- Basic Common Modules☆48Sep 3, 2026Updated 2 weeks ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆467Sep 10, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆43May 26, 2018Updated 8 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- Next generation CGRA generator☆119Aug 26, 2026Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- NeuraLUT-Assemble☆53Aug 20, 2025Updated last year
- Common SystemVerilog components☆799Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆109Jan 29, 2022Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,072Updated this week
- magma circuits☆264Oct 19, 2024Updated last year
- PyTorch model to RTL flow for low latency inference☆132Mar 15, 2024Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆1,136Aug 16, 2026Updated last month
- Machine learning on FPGAs using HLS☆2,154Updated this week
- XLS: Accelerated HW Synthesis☆1,898Updated this week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆388Jan 20, 2025Updated last year
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆208Nov 14, 2021Updated 4 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Sep 5, 2026Updated 2 weeks ago
- ☆69May 6, 2020Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆133Dec 20, 2022Updated 3 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆303Aug 13, 2026Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 4 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆181Mar 4, 2026Updated 6 months ago