NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
☆363Oct 17, 2023Updated 2 years ago
Alternatives and similar repositories for nngen
Users that are interested in nngen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆326Mar 8, 2026Updated 2 weeks ago
- Train and deploy LUT-based neural networks on FPGAs☆108Jun 12, 2024Updated last year
- ☆73Mar 22, 2020Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆447Dec 2, 2019Updated 6 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆778Jun 15, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆66Apr 30, 2025Updated 10 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- Original FPGA platform☆74Feb 28, 2026Updated 3 weeks ago
- Basic Common Modules☆46Mar 18, 2026Updated last week
- Next generation CGRA generator☆119Updated this week
- Polyphony is Python based High-Level Synthesis compiler.☆110Mar 19, 2026Updated last week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 3 weeks ago
- ☆43May 26, 2018Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- ☆24Nov 10, 2020Updated 5 years ago
- Common SystemVerilog components☆728Mar 18, 2026Updated last week
- NeuraLUT-Assemble☆48Aug 20, 2025Updated 7 months ago
- Berkeley's Spatial Array Generator☆1,261Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Machine learning on FPGAs using HLS☆1,873Updated this week
- Dataflow compiler for QNN inference on FPGAs☆954Mar 20, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,024Mar 12, 2026Updated 2 weeks ago
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated 2 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆108Jan 29, 2022Updated 4 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- XLS: Accelerated HW Synthesis☆1,437Updated this week
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆132Mar 14, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆377Jan 20, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- ☆65May 6, 2020Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆297Mar 13, 2026Updated last week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 3 years ago