NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
☆363Oct 17, 2023Updated 2 years ago
Alternatives and similar repositories for nngen
Users that are interested in nngen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Mar 8, 2026Updated last month
- Train and deploy LUT-based neural networks on FPGAs☆112Jun 12, 2024Updated last year
- ☆73Mar 22, 2020Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆449Dec 2, 2019Updated 6 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆787Jun 15, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆66Apr 30, 2025Updated 11 months ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Code generation tool for control and status registers☆452Apr 2, 2026Updated 2 weeks ago
- Original FPGA platform☆75Updated this week
- Basic Common Modules☆47Mar 18, 2026Updated last month
- Next generation CGRA generator☆119Updated this week
- Polyphony is Python based High-Level Synthesis compiler.☆110Apr 5, 2026Updated 2 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆449Apr 5, 2026Updated 2 weeks ago
- ☆43May 26, 2018Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated 2 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Common SystemVerilog components☆736Updated this week
- NeuraLUT-Assemble☆48Aug 20, 2025Updated 7 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,279Mar 29, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 2 years ago
- Dataflow compiler for QNN inference on FPGAs☆972Updated this week
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated 2 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆108Jan 29, 2022Updated 4 years ago
- Machine learning on FPGAs using HLS☆1,939Apr 10, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,039Apr 8, 2026Updated last week
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- XLS: Accelerated HW Synthesis☆1,469Updated this week
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆133Updated this week
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆205Nov 14, 2021Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆380Jan 20, 2025Updated last year
- ☆65May 6, 2020Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆129Dec 20, 2022Updated 3 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆299Mar 13, 2026Updated last month