NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
☆363Oct 17, 2023Updated 2 years ago
Alternatives and similar repositories for nngen
Users that are interested in nngen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Mar 8, 2026Updated 2 months ago
- Train and deploy LUT-based neural networks on FPGAs☆113Jun 12, 2024Updated last year
- ☆74Mar 22, 2020Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆450Dec 2, 2019Updated 6 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆790Jun 15, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆66Apr 30, 2025Updated last year
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 3 years ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 3 weeks ago
- Original FPGA platform☆75May 9, 2026Updated last week
- Basic Common Modules☆48Apr 30, 2026Updated 2 weeks ago
- Next generation CGRA generator☆120May 8, 2026Updated last week
- Polyphony is Python based High-Level Synthesis compiler.☆110Apr 14, 2026Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆340Jan 20, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆451Apr 5, 2026Updated last month
- ☆43May 26, 2018Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆121Apr 1, 2024Updated 2 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- NeuraLUT-Assemble☆49Aug 20, 2025Updated 8 months ago
- Common SystemVerilog components☆747May 7, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆662May 9, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,306Mar 29, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 2 years ago
- Dataflow compiler for QNN inference on FPGAs☆993Updated this week
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated 2 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆110Jan 29, 2022Updated 4 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Machine learning on FPGAs using HLS☆1,969Apr 30, 2026Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,054May 7, 2026Updated last week
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- XLS: Accelerated HW Synthesis☆1,489Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆135Apr 28, 2026Updated 2 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆384Jan 20, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆206Nov 14, 2021Updated 4 years ago
- ☆65May 6, 2020Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆129Dec 20, 2022Updated 3 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆299May 2, 2026Updated 2 weeks ago