NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
☆367Oct 17, 2023Updated 2 years ago
Alternatives and similar repositories for nngen
Users that are interested in nngen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆327Mar 8, 2026Updated 4 months ago
- Train and deploy LUT-based neural networks on FPGAs☆118Jun 12, 2024Updated 2 years ago
- ☆74Mar 22, 2020Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆453Dec 2, 2019Updated 6 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆110Apr 14, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆68Apr 30, 2025Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- Original FPGA platform☆75Updated this week
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- Code generation tool for control and status registers☆462Updated this week
- Basic Common Modules☆48Updated this week
- ☆43May 26, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- Next generation CGRA generator☆119Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆461Jul 2, 2026Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆122Apr 1, 2024Updated 2 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Common SystemVerilog components☆766Updated this week
- NeuraLUT-Assemble☆51Aug 20, 2025Updated 11 months ago
- Berkeley's Spatial Array Generator☆1,402Jun 30, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆674Jul 7, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 3 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,027Updated this week
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆109Jan 29, 2022Updated 4 years ago
- magma circuits☆264Oct 19, 2024Updated last year
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆1,091Updated this week
- Machine learning on FPGAs using HLS☆2,065Updated this week
- XLS: Accelerated HW Synthesis☆1,514Updated this week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆387Jan 20, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆207Nov 14, 2021Updated 4 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆137Updated this week
- ☆67May 6, 2020Updated 6 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆302Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆129Dec 20, 2022Updated 3 years ago