NNgen / nngenLinks
NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
☆356Updated last year
Alternatives and similar repositories for nngen
Users that are interested in nngen are comparing it to the libraries listed below
Sorting:
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆320Updated last year
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆161Updated last month
- Board files to build Ultra 96 PYNQ image☆157Updated last week
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- Polyphony is Python based High-Level Synthesis compiler.☆107Updated 7 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆431Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆106Updated 2 years ago
- RISC-V Integration for PYNQ☆175Updated 6 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- DPU on PYNQ☆228Updated last month
- Vitis HLS Library for FINN☆207Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆327Updated 8 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆281Updated last week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆364Updated 8 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆231Updated 3 weeks ago
- magma circuits☆261Updated 11 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 2 months ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆181Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆531Updated 3 weeks ago
- Build Customized FPGA Implementations for Vivado☆340Updated this week
- ☆117Updated 4 years ago
- Vitis HLS LLVM source code and examples☆396Updated 11 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- PYNQ support and examples for Kria SOMs☆112Updated last year
- Code generation tool for control and status registers☆422Updated last week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆280Updated 5 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year