NNgen / nngenView external linksLinks
NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
☆360Oct 17, 2023Updated 2 years ago
Alternatives and similar repositories for nngen
Users that are interested in nngen are comparing it to the libraries listed below
Sorting:
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Aug 10, 2024Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆106Jun 12, 2024Updated last year
- ☆71Mar 22, 2020Updated 5 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆438Dec 2, 2019Updated 6 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆768Jun 15, 2024Updated last year
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- ☆24Nov 10, 2020Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆334Jan 20, 2025Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Next generation CGRA generator☆118Feb 4, 2026Updated last week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Common SystemVerilog components☆706Feb 6, 2026Updated last week
- Original FPGA platform☆71Feb 5, 2026Updated last week
- ☆65Apr 30, 2025Updated 9 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Jan 20, 2025Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 5 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 5 months ago
- Dataflow compiler for QNN inference on FPGAs☆937Feb 5, 2026Updated last week
- magma circuits☆264Oct 19, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,215Feb 7, 2026Updated last week
- Machine learning on FPGAs using HLS☆1,787Updated this week
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Mar 2, 2023Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,002Jan 16, 2026Updated 3 weeks ago
- Polyphony is Python based High-Level Synthesis compiler.☆109Jan 29, 2025Updated last year
- XLS: Accelerated HW Synthesis☆1,426Updated this week
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- ☆65May 6, 2020Updated 5 years ago
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- A general framework for optimizing DNN dataflow on systolic array☆38Jan 2, 2021Updated 5 years ago
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago