NNgen / nngenLinks
NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
☆354Updated 2 years ago
Alternatives and similar repositories for nngen
Users that are interested in nngen are comparing it to the libraries listed below
Sorting:
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆321Updated last year
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆162Updated 2 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆431Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated last month
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- Polyphony is Python based High-Level Synthesis compiler.☆108Updated 8 months ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- DPU on PYNQ☆228Updated 2 months ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- magma circuits☆262Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆385Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated last week
- Build Customized FPGA Implementations for Vivado☆341Updated this week
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆181Updated 6 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆509Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆106Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- Code generation tool for control and status registers☆427Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆329Updated 9 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆431Updated last month
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Vitis HLS Library for FINN☆208Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week
- ☆172Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated last week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆268Updated this week