NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
☆366Oct 17, 2023Updated 2 years ago
Alternatives and similar repositories for nngen
Users that are interested in nngen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Mar 8, 2026Updated 3 months ago
- Train and deploy LUT-based neural networks on FPGAs☆114Jun 12, 2024Updated last year
- ☆74Mar 22, 2020Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆450Dec 2, 2019Updated 6 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆796Jun 15, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆68Apr 30, 2025Updated last year
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- Code generation tool for control and status registers☆463May 30, 2026Updated last week
- Original FPGA platform☆75Jun 1, 2026Updated last week
- Basic Common Modules☆48May 28, 2026Updated last week
- Next generation CGRA generator☆119May 26, 2026Updated last week
- Polyphony is Python based High-Level Synthesis compiler.☆110Apr 14, 2026Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆455Apr 5, 2026Updated 2 months ago
- ☆43May 26, 2018Updated 8 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆122Apr 1, 2024Updated 2 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- NeuraLUT-Assemble☆48Aug 20, 2025Updated 9 months ago
- Common SystemVerilog components☆755Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆1,342Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 2 years ago
- Dataflow compiler for QNN inference on FPGAs☆1,004Updated this week
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated 2 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆110Jan 29, 2022Updated 4 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,066May 15, 2026Updated 3 weeks ago
- Machine learning on FPGAs using HLS☆2,011Updated this week
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- XLS: Accelerated HW Synthesis☆1,496Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆135May 26, 2026Updated last week
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆385Jan 20, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆206Nov 14, 2021Updated 4 years ago
- ☆66May 6, 2020Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆129Dec 20, 2022Updated 3 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆301May 28, 2026Updated last week