Alternatives and similar repositories for SDSoC-Benchmarks

Users that are interested in SDSoC-Benchmarks are comparing it to the libraries listed below

• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆48Updated 6 months ago
• UCLA-VAST / FlexCNN
  ☆72Updated 2 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆37Updated 5 years ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆39Updated 4 years ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆20Updated 5 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 3 years ago
• awai54st / LUTNet
  ☆60Updated 5 years ago
• bsc-loca / sauria
  SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…
  ☆58Updated 11 months ago
• sharc-lab / FPGA_ECE8893
  ☆37Updated 5 months ago
• GATECH-EIC / AutoDNNchip
  ☆71Updated 5 years ago
• yuehniu / CNN.frequencyFPGA
  CNN Accelerator in Frequency Domain
  ☆12Updated 5 years ago
• isuckatdrifting / Zeus
  NVDLA small config implementation on Zynq ZCU104 (evaluation)
  ☆23Updated 6 years ago
• DNN-Accelerators / Open-Source-IPs
  ☆34Updated 6 years ago
• natu4u / GSOC_TensorCore
  TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
  ☆22Updated 4 years ago
• pulp-platform / stream-ebpc
  Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…
  ☆24Updated 5 years ago
• ac-optimus / Convolution-using-systolic-arrays
  ☆66Updated 6 years ago
• Licheng-Guo / vivado-hls-broadcast-optimization
  [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
  ☆32Updated 4 years ago
• xliu0709 / WinoCNN
  An HLS based winograd systolic CNN accelerator
  ☆54Updated 4 years ago
• sfu-arch / SpGEMM
  ☆36Updated 4 years ago
• awai54st / Logic-Shrinkage
  ☆23Updated 2 years ago
• jgoeders / dac_sdc_2021_designs
  ☆20Updated 3 years ago
• hyoukjun / microswitch-noc
  ☆27Updated 5 years ago
• abdelfattah-lab / BRAMAC
  ☆10Updated 9 months ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• gicLAB / SECDA
  ☆25Updated 2 years ago
• jha-lab / codebench
  [TECS'23] A project on the co-design of Accelerators and CNNs.
  ☆20Updated 2 years ago
• linghaosong / Sextans
  An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).
  ☆84Updated last year
• fffasttime / AnyPackingNet
  ☆29Updated 5 months ago
• racosa / cnn-accelerator
  A Convolutional Neural Network (CNN) hardware accelerator for image recognition
  ☆14Updated 6 years ago
• jiaaom / HPDLA
  Systolic-array based Deep Learning Accelerator generator
  ☆26Updated 4 years ago