zhouchuanrui / Cryptography-in-SystemverilogView external linksLinks
A collection of cryptographic algorthms implemented in SystemVerilog
☆20Jun 7, 2018Updated 7 years ago
Alternatives and similar repositories for Cryptography-in-Systemverilog
Users that are interested in Cryptography-in-Systemverilog are comparing it to the libraries listed below
Sorting:
- SystemVerilog file list pruner☆16Feb 10, 2026Updated last week
- Cost Model☆19Apr 11, 2025Updated 10 months ago
- ☆17Jun 5, 2024Updated last year
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- Making cocotb testbenches that bit easier☆37Oct 26, 2025Updated 3 months ago
- A Cycle-level simulator for M2NDP☆33Aug 14, 2025Updated 6 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- ☆14May 24, 2025Updated 8 months ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- A straightforward (complete) sample of how to implement AES-GCM by using Linux crypto API at kernel side☆11Oct 6, 2022Updated 3 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆10Jan 11, 2024Updated 2 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- ☆10Oct 18, 2024Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- Official Cpp implementation of the Ambr protocol http://www.ambr.org/☆12Nov 20, 2018Updated 7 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 3 years ago
- A data acquisition framework in Python and Verilog.☆43Jan 30, 2026Updated 2 weeks ago
- Prototype for an in memory fuzzer☆13Aug 1, 2017Updated 8 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- QuickCheck implementation for Crystal Language☆12Mar 29, 2016Updated 9 years ago
- Tinker is a parallel-by-default File/Directory Management System with additional interface to NLP and ML libraries☆10Jul 21, 2017Updated 8 years ago