A collection of cryptographic algorthms implemented in SystemVerilog
☆20Jun 7, 2018Updated 8 years ago
Alternatives and similar repositories for Cryptography-in-Systemverilog
Users that are interested in Cryptography-in-Systemverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- A straightforward (complete) sample of how to implement AES-GCM by using Linux crypto API at kernel side☆13Oct 6, 2022Updated 3 years ago
- Cost Model☆20Apr 11, 2025Updated last year
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- A fault-tolerant RDMA-based disaggregated key-value store with 1-RTT UPDATEs and GETs thanks to the SWARM replication protocol☆14Sep 25, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Making cocotb testbenches that bit easier☆40Feb 28, 2026Updated 4 months ago
- Virtio implementation in SystemVerilog☆49Jan 23, 2018Updated 8 years ago
- ☆15May 8, 2025Updated last year
- ☆41Oct 26, 2021Updated 4 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 5 months ago
- A Cycle-level simulator for M2NDP☆40Aug 14, 2025Updated 11 months ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- PARSEC 3.0 benchmark suite☆13May 12, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆27Updated this week
- ☆16Jun 17, 2025Updated last year
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Cycle-accurate ARMv6-M simulator☆16Feb 9, 2018Updated 8 years ago
- Prototype for an in memory fuzzer☆13Aug 1, 2017Updated 8 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 7 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Official Cpp implementation of the Ambr protocol http://www.ambr.org/☆12Nov 20, 2018Updated 7 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- Computer Graphics Metafile☆10Apr 12, 2021Updated 5 years ago
- [WIP] Open-source DFT flow☆40May 9, 2026Updated 2 months ago
- Linux kernel source tree☆12Updated this week
- Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking☆23May 16, 2023Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆162Feb 27, 2025Updated last year
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Sep 26, 2020Updated 5 years ago
- ☆12Nov 1, 2012Updated 13 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- 第一期安全编写指南，主要是为了提高小密圈会员群，红日小组单独成立一个项目，来提高小伙伴Python安全编写。主要涉及安全脚本开发、POC编写、安全扫描器编写。目前内容不敢涉及太多，由于小密圈基础不统一，所以我们从基础开始做起。如果你想学习，没有组织，没有团队，那么你可以加入…☆12Dec 5, 2017Updated 8 years ago
- Reusable image processing modules in SystemVerilog☆33Aug 7, 2017Updated 8 years ago