A collection of cryptographic algorthms implemented in SystemVerilog
☆20Jun 7, 2018Updated 8 years ago
Alternatives and similar repositories for Cryptography-in-Systemverilog
Users that are interested in Cryptography-in-Systemverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Jun 5, 2024Updated 2 years ago
- ☆15May 8, 2025Updated last year
- SystemVerilog file list pruner☆18Aug 2, 2026Updated last week
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- A straightforward (complete) sample of how to implement AES-GCM by using Linux crypto API at kernel side☆13Oct 6, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- (elastic) cuckoo hashing☆17Jun 20, 2020Updated 6 years ago
- A fault-tolerant RDMA-based disaggregated key-value store with 1-RTT UPDATEs and GETs thanks to the SWARM replication protocol☆14Sep 25, 2024Updated last year
- Virtio implementation in SystemVerilog☆49Jan 23, 2018Updated 8 years ago
- Making cocotb testbenches that bit easier☆41Feb 28, 2026Updated 5 months ago
- A Cycle-level simulator for M2NDP☆42Aug 14, 2025Updated 11 months ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- PARSEC 3.0 benchmark suite☆13May 12, 2018Updated 8 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- ☆16Jun 17, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆27Updated this week
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Cycle-accurate ARMv6-M simulator☆16Feb 9, 2018Updated 8 years ago
- Prototype for an in memory fuzzer☆13Aug 1, 2017Updated 9 years ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 8 months ago
- Official Cpp implementation of the Ambr protocol http://www.ambr.org/☆12Nov 20, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated last year
- The Task Parallel System Composer (TaPaSCo)☆127Jun 23, 2026Updated last month
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 7 months ago
- Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking☆23May 16, 2023Updated 3 years ago
- Linux kernel source tree☆12Jul 30, 2026Updated last week
- Fully parametrizable combinatorial parallel LFSR/CRC module☆162Feb 27, 2025Updated last year
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Sep 26, 2020Updated 5 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- ☆11Jan 11, 2024Updated 2 years ago
- ☆12Nov 1, 2012Updated 13 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 2 years ago