A collection of cryptographic algorthms implemented in SystemVerilog
☆20Jun 7, 2018Updated 8 years ago
Alternatives and similar repositories for Cryptography-in-Systemverilog
Users that are interested in Cryptography-in-Systemverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Jun 5, 2024Updated 2 years ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- ☆15May 8, 2025Updated last year
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- A straightforward (complete) sample of how to implement AES-GCM by using Linux crypto API at kernel side☆13Oct 6, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Cost Model☆23Apr 11, 2025Updated last year
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- (elastic) cuckoo hashing☆17Jun 20, 2020Updated 6 years ago
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 7 months ago
- A Cycle-level simulator for M2NDP☆45Aug 14, 2025Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- PARSEC 3.0 benchmark suite☆13May 12, 2018Updated 8 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆16Jun 17, 2025Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆29Aug 29, 2026Updated last month
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Prototype for an in memory fuzzer☆13Aug 1, 2017Updated 9 years ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆41Aug 30, 2022Updated 4 years ago
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 10 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- Computer Graphics Metafile☆10Apr 12, 2021Updated 5 years ago
- The Task Parallel System Composer (TaPaSCo)☆128Jun 23, 2026Updated 3 months ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking☆23May 16, 2023Updated 3 years ago
- Linux kernel source tree☆12Sep 27, 2026Updated last week
- Fully parametrizable combinatorial parallel LFSR/CRC module☆164Feb 27, 2025Updated last year
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆10Sep 26, 2020Updated 6 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- library which simplifies host-GPU data transfer using userspace pagefault handling☆15Jun 8, 2012Updated 14 years ago