zhouchuanrui / Cryptography-in-SystemverilogLinks
A collection of cryptographic algorthms implemented in SystemVerilog
☆20Updated 7 years ago
Alternatives and similar repositories for Cryptography-in-Systemverilog
Users that are interested in Cryptography-in-Systemverilog are comparing it to the libraries listed below
Sorting:
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- PCI Express controller model☆67Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 2 months ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆22Updated 3 years ago
- Verilog PCI express components☆24Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 5 years ago
- ☆24Updated last week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- ☆67Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- ☆80Updated last year
- Open-Channel Open-Way Flash Controller☆17Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- AXI X-Bar☆19Updated 5 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆66Updated last month
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago