A collection of cryptographic algorthms implemented in SystemVerilog
☆20Jun 7, 2018Updated 8 years ago
Alternatives and similar repositories for Cryptography-in-Systemverilog
Users that are interested in Cryptography-in-Systemverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A toy simulator for multi-chiplet GPU☆24Apr 16, 2026Updated 6 months ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated last week
- ☆17Jun 5, 2024Updated 2 years ago
- ☆15May 8, 2025Updated last year
- Recursive unified ORAM☆15Sep 23, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- A straightforward (complete) sample of how to implement AES-GCM by using Linux crypto API at kernel side☆13Oct 6, 2022Updated 4 years ago
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- A fault-tolerant RDMA-based disaggregated key-value store with 1-RTT UPDATEs and GETs thanks to the SWARM replication protocol☆14Sep 25, 2024Updated 2 years ago
- Virtio implementation in SystemVerilog☆50Jan 23, 2018Updated 8 years ago
- ☆42Oct 26, 2021Updated 5 years ago
- Making cocotb testbenches that bit easier☆43Feb 28, 2026Updated 8 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- ☆10May 27, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- Computer Architecture Simulator for RISC-V and TOY☆14Aug 12, 2025Updated last year
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 6 months ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- ☆16Jun 17, 2025Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆29Aug 29, 2026Updated 2 months ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Cycle-level simulator for M2NDP☆48Aug 14, 2025Updated last year
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆41Aug 30, 2022Updated 4 years ago
- Cycle-accurate ARMv6-M simulator☆16Feb 9, 2018Updated 8 years ago
- ☆13Aug 24, 2026Updated 2 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- Generate UVM register model from compiled SystemRDL input☆62Nov 25, 2025Updated 11 months ago
- 常用Verilog模块☆22Mar 3, 2020Updated 6 years ago
- A terminal based digital waveform viewer for Hardcaml☆17Jul 10, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- Various caches written in Verilog-HDL☆134Apr 24, 2015Updated 11 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 10 months ago
- raspios-f2fs - Flash Friendly Filesystem(f2fs) for the Raspberry Pi OS☆10May 8, 2024Updated 2 years ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- Official Cpp implementation of the Ambr protocol http://www.ambr.org/☆12Nov 20, 2018Updated 7 years ago