Yosys Plugins
☆22Jul 16, 2019Updated 6 years ago
Alternatives and similar repositories for yosys-plugins
Users that are interested in yosys-plugins are comparing it to the libraries listed below
Sorting:
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- A simple C wrapper library, for generating PostScript files.☆11Oct 24, 2020Updated 5 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Feb 4, 2022Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Jul 7, 2016Updated 9 years ago
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- Noir Computer☆16Jul 19, 2023Updated 2 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- A programming tool for the iCE40 FPGA evaluation boards.☆13Jun 5, 2024Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Docker image for running Vivado in a 64-bit Debian Jessie container☆13Mar 17, 2018Updated 7 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- iDEA FPGA Soft Processor☆16Jun 9, 2016Updated 9 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- CoAP service for Thread/6LoWPAN stack.☆17Nov 18, 2021Updated 4 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 8 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- ☆20Nov 7, 2019Updated 6 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38May 9, 2022Updated 3 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- MyHDL hardware design language encased in the tasty PygMyHDL wrapper.☆19Jan 22, 2026Updated last month
- This repository contains various patches to the OSCI systemc distribution to make it possible to compile the sources with latest GCC vers…☆23Jun 21, 2011Updated 14 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago