YosysHQ / yosys-pluginsLinks
Yosys Plugins
☆22Updated 6 years ago
Alternatives and similar repositories for yosys-plugins
Users that are interested in yosys-plugins are comparing it to the libraries listed below
Sorting:
- OpenFPGA☆33Updated 7 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- ☆61Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- A Verilog Synthesis Regression Test☆37Updated last year
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 7 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Tools for FPGA development.☆48Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- mystorm sram test☆29Updated 8 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 10 years ago