YosysHQ / yosys-pluginsLinks
Yosys Plugins
☆21Updated 6 years ago
Alternatives and similar repositories for yosys-plugins
Users that are interested in yosys-plugins are comparing it to the libraries listed below
Sorting:
- Open Processor Architecture☆26Updated 9 years ago
- Tools for FPGA development.☆47Updated last week
- OpenFPGA☆34Updated 7 years ago
- Small footprint and configurable HyperBus core☆12Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- ☆61Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- mystorm sram test☆28Updated 7 years ago
- Wishbone controlled I2C controllers☆50Updated 8 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- iDEA FPGA Soft Processor☆16Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago