Gogireddyravikiran / Static-Timing-AnalysisLinks
Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing violations. STA breaks a design down into timing paths, calculates the signal propagation delay along each path, and checks for violations of timing constraints inside the design and at the input/output interface.
☆17Updated 3 years ago
Alternatives and similar repositories for Static-Timing-Analysis
Users that are interested in Static-Timing-Analysis are comparing it to the libraries listed below
Sorting:
- Introductory course into static timing analysis (STA).☆99Updated 6 months ago
- ☆40Updated 7 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆38Updated 3 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆41Updated 6 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- Complete tutorial code.☆22Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆76Updated 5 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Updated 2 months ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆41Updated 4 months ago
- SystemVerilog modules and classes commonly used for verification☆54Updated 2 weeks ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆32Updated last year
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆26Updated last year
- CORE-V MCU UVM Environment and Test Bench☆25Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆74Updated last year
- Design Verification Engineer interview preparation guide.☆42Updated 5 months ago
- Static Timing Analysis Full Course☆63Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆54Updated 4 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Updated 8 years ago
- ☆53Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆55Updated last year
- This is the repository for the IEEE version of the book☆77Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆99Updated last year
- ☆15Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆72Updated 3 years ago