Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing violations. STA breaks a design down into timing paths, calculates the signal propagation delay along each path, and checks for violations of timing constraints inside the design and at the input/output interface.
☆20Oct 4, 2022Updated 4 years ago
Alternatives and similar repositories for Static-Timing-Analysis
Users that are interested in Static-Timing-Analysis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Updated this week
- ☆11Feb 25, 2023Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last month
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- Testfield: T593☆15Apr 27, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Introductory course into static timing analysis (STA).☆116Jul 6, 2025Updated last year
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated 3 months ago
- This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit☆14Jul 10, 2020Updated 6 years ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- ☆16May 11, 2022Updated 4 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 8 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆22May 11, 2026Updated 5 months ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- Open-source 8×8 INT8 systolic array inference accelerator — from RTL to bitstream☆28Aug 2, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SAT-based ATPG using TG-Pro model☆20Jun 5, 2018Updated 8 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆22Sep 11, 2026Updated last month
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆23Apr 27, 2026Updated 6 months ago
- Course notes from my EE degree and other occasional writeups☆13Apr 19, 2017Updated 9 years ago
- LaTex IDD/Masters/PHD Thesis Template for Indian Institute of Technology (BHU) Varanasi☆19Sep 6, 2019Updated 7 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated last year
- A neural network fast inference library implementing Coral Edge TPU emulator using AVX2.☆15Mar 30, 2022Updated 4 years ago
- Complete tutorial code.☆25Apr 29, 2024Updated 2 years ago
- ☆16Jul 8, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- The following repo has been created to facilitate off-campus research internships for students !!☆23Mar 19, 2026Updated 7 months ago
- Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process☆10Apr 18, 2024Updated 2 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- Additional resources for simulation and testing of OpenROM that are not included in the OpenRAM repo.☆12May 14, 2025Updated last year
- ☆27Oct 25, 2026Updated last week
- ☆10Jan 9, 2026Updated 9 months ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- 3D FPGA Architecture Exploration Tool☆28Jun 22, 2026Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A custom AI chip to be taped out soon!☆57Oct 21, 2026Updated 2 weeks ago
- A hardware verification framework in Rust, inspired by the UVM.☆14Oct 28, 2026Updated last week
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- use Zybo z7-20☆18May 21, 2025Updated last year
- SKY130A implementatoin of the Blake2s hash algorithm☆26Dec 3, 2025Updated 11 months ago
- Benchmark of precision-scalable MAC unit architectures for embedded neural-network processing☆10Oct 24, 2024Updated 2 years ago