Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing violations. STA breaks a design down into timing paths, calculates the signal propagation delay along each path, and checks for violations of timing constraints inside the design and at the input/output interface.
☆17Oct 4, 2022Updated 3 years ago
Alternatives and similar repositories for Static-Timing-Analysis
Users that are interested in Static-Timing-Analysis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25Updated this week
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 4 months ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 7 months ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆23Aug 13, 2025Updated 10 months ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated 9 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated last month
- Open-source PDK version manager☆52Updated this week
- Superscalar Out-of-Order NPU Design on FPGA☆15May 17, 2024Updated 2 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- Custom ASIC Design for SHA-256☆13Nov 22, 2025Updated 6 months ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Learn and build GPU RTL from scratch☆21Aug 1, 2025Updated 10 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- General purpose task runner☆12Nov 10, 2025Updated 7 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆26Jun 7, 2026Updated last week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 2 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 3 weeks ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Introductory course into static timing analysis (STA).☆108Jul 6, 2025Updated 11 months ago
- ☆37May 22, 2026Updated 3 weeks ago
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated 2 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Filelist generator☆21Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The purpose of the repo is to support CORE-V Wally architectural verification☆18Nov 11, 2025Updated 7 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆34Jun 9, 2026Updated last week
- C++ implement a simple CNN framework to train mnist data. Done!☆10Mar 29, 2022Updated 4 years ago
- Coverview☆32Jun 3, 2026Updated 2 weeks ago
- Hardware transactions library for Amaranth☆27Jun 1, 2026Updated 2 weeks ago
- Curriculum for a university course to teach chip design using open source EDA tools☆148Oct 21, 2023Updated 2 years ago
- Custom IC Design Platform☆97Updated this week