Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing violations. STA breaks a design down into timing paths, calculates the signal propagation delay along each path, and checks for violations of timing constraints inside the design and at the input/output interface.
☆16Oct 4, 2022Updated 3 years ago
Alternatives and similar repositories for Static-Timing-Analysis
Users that are interested in Static-Timing-Analysis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated last month
- Open-source PDK version manager☆42Nov 25, 2025Updated 4 months ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆23Aug 13, 2025Updated 7 months ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆15Sep 3, 2025Updated 6 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆34Dec 15, 2025Updated 3 months ago
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 4 months ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- Learn and build GPU RTL from scratch☆20Aug 1, 2025Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- General purpose task runner☆11Nov 10, 2025Updated 4 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆16Updated this week
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25Dec 21, 2025Updated 3 months ago
- Custom IC Design Platform☆62Mar 19, 2026Updated last week
- AES☆15Oct 4, 2022Updated 3 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 4 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Debug waveforms with GDB☆29Nov 12, 2025Updated 4 months ago
- Introductory course into static timing analysis (STA).☆105Jul 6, 2025Updated 8 months ago
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated last year
- ☆36Dec 22, 2025Updated 3 months ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆16Dec 3, 2021Updated 4 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 4 years ago
- Filelist generator☆20Updated this week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 4 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆32Mar 9, 2026Updated 2 weeks ago
- C++ implement a simple CNN framework to train mnist data. Done!☆10Mar 29, 2022Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆139Oct 21, 2023Updated 2 years ago
- Coverview☆28Jan 29, 2026Updated 2 months ago
- Hardware transactions library for Amaranth☆26Mar 9, 2026Updated 2 weeks ago
- ☆21Updated this week