Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing violations. STA breaks a design down into timing paths, calculates the signal propagation delay along each path, and checks for violations of timing constraints inside the design and at the input/output interface.
☆19Oct 4, 2022Updated 4 years ago
Alternatives and similar repositories for Static-Timing-Analysis
Users that are interested in Static-Timing-Analysis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated 2 weeks ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last week
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated 2 months ago
- Hack@DAC 2021☆21Jul 24, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 8 months ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last month
- A neural network fast inference library implementing Coral Edge TPU emulator using AVX2.☆15Mar 30, 2022Updated 4 years ago
- Complete tutorial code.☆24Apr 29, 2024Updated 2 years ago
- 3D FPGA Architecture Exploration Tool☆26Jun 22, 2026Updated 3 months ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆22Sep 11, 2026Updated last month
- A custom AI chip to be taped out soon!☆53Dec 20, 2025Updated 9 months ago
- ☆27Oct 1, 2026Updated 2 weeks ago
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- SKY130A implementatoin of the Blake2s hash algorithm☆26Dec 3, 2025Updated 10 months ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 11 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 3 years ago
- Library of FPGA architectures☆33Sep 28, 2026Updated 2 weeks ago
- Projects and Labs for the Parallel Programming for FPGAs book☆26Updated this week
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated last year
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 10 months ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Source code for LEF/DEF☆11Oct 16, 2018Updated 8 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- ☆34Sep 28, 2026Updated 2 weeks ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- General purpose task runner☆12Nov 10, 2025Updated 11 months ago
- Structured UVM Course☆77Jan 4, 2024Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆178Oct 21, 2023Updated 2 years ago
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆38Mar 28, 2026Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- ☆40Updated this week
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated last week
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆18Dec 3, 2021Updated 4 years ago
- Introductory course into static timing analysis (STA).☆115Jul 6, 2025Updated last year
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Oct 11, 2026Updated last week
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago