Gogireddyravikiran / Static-Timing-AnalysisLinks
Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing violations. STA breaks a design down into timing paths, calculates the signal propagation delay along each path, and checks for violations of timing constraints inside the design and at the input/output interface.
☆10Updated 2 years ago
Alternatives and similar repositories for Static-Timing-Analysis
Users that are interested in Static-Timing-Analysis are comparing it to the libraries listed below
Sorting:
- Introductory course into static timing analysis (STA).☆94Updated last week
- Complete tutorial code.☆21Updated last year
- Static Timing Analysis Full Course☆56Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- ☆12Updated 3 months ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆33Updated this week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 10 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆65Updated 4 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆14Updated 4 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆58Updated 2 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 6 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆120Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆66Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- ☆41Updated 3 years ago
- ☆11Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- ☆33Updated last month
- Curriculum for a university course to teach chip design using open source EDA tools☆94Updated last year
- Python Tool for UVM Testbench Generation☆53Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- ☆76Updated this week