Wren6991 / HyperRamLinks
simple hyperram controller
☆11Updated 6 years ago
Alternatives and similar repositories for HyperRam
Users that are interested in HyperRam are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 4 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- A collection of SPI related cores☆17Updated 7 months ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆33Updated 6 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34Updated 5 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- UART models for cocotb☆29Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year