Wren6991 / HyperRamLinks
simple hyperram controller
☆12Updated 6 years ago
Alternatives and similar repositories for HyperRam
Users that are interested in HyperRam are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆46Updated 5 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆56Updated 2 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆13Updated 7 years ago
- A collection of SPI related cores☆17Updated 8 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- A Risc-V SoC for Tiny Tapeout☆30Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆28Updated 5 months ago
- USB Full Speed PHY☆45Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- ☆15Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆31Updated 6 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Portable HyperRAM controller☆56Updated 8 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆31Updated 2 years ago
- Nitro USB FPGA core☆87Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago