Wren6991 / HyperRamLinks
simple hyperram controller
☆12Updated 6 years ago
Alternatives and similar repositories for HyperRam
Users that are interested in HyperRam are comparing it to the libraries listed below
Sorting:
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- A collection of SPI related cores☆17Updated 9 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆13Updated 7 years ago
- Portable HyperRAM controller☆58Updated 8 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆16Updated last week
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated last week
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆19Updated last month
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- USB virtual model in C++ for Verilog☆31Updated 10 months ago