Wren6991 / HyperRamLinks
simple hyperram controller
☆11Updated 6 years ago
Alternatives and similar repositories for HyperRam
Users that are interested in HyperRam are comparing it to the libraries listed below
Sorting:
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- UART models for cocotb☆29Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- SDIO Device Verilog Core☆22Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- Multi-Technology RAM with AHB3Lite interface☆23Updated last year
- Library of reusable VHDL components☆28Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year