Wren6991 / HyperRam
simple hyperram controller
☆11Updated 6 years ago
Alternatives and similar repositories for HyperRam:
Users that are interested in HyperRam are comparing it to the libraries listed below
- Wishbone interconnect utilities☆38Updated 3 weeks ago
- Verilog Repository for GIT☆31Updated 3 years ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 9 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated last week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- USB Full Speed PHY☆41Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- UART models for cocotb☆26Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated 3 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆34Updated 6 years ago
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆14Updated 2 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- PCI bridge☆18Updated 10 years ago