Cognoscan / VerilogCogs
Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
☆20Updated 9 years ago
Alternatives and similar repositories for VerilogCogs:
Users that are interested in VerilogCogs are comparing it to the libraries listed below
- Wishbone controlled I2C controllers☆46Updated 4 months ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Extensible FPGA control platform☆59Updated last year
- VHDL Modules☆24Updated 9 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆34Updated 7 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- USB Full Speed PHY☆41Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆43Updated 9 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆40Updated 5 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Updated 7 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- Wishbone interconnect utilities☆38Updated last month
- Open FPGA Modules☆23Updated 5 months ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated 2 weeks ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago