Cognoscan / VerilogCogsLinks
Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
☆20Updated 10 years ago
Alternatives and similar repositories for VerilogCogs
Users that are interested in VerilogCogs are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Wishbone controlled I2C controllers☆49Updated 7 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- Library of reusable VHDL components☆28Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆22Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago
- Wishbone to AXI bridge (VHDL)☆41Updated 5 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Small footprint and configurable JESD204B core☆44Updated 3 weeks ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- FuseSoc Verification Automation☆22Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- A wishbone controlled PWM (audio) controller☆17Updated last year
- Open FPGA Modules☆23Updated 8 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- PicoRV☆44Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago