Cognoscan / VerilogCogs
Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
☆20Updated 9 years ago
Alternatives and similar repositories for VerilogCogs:
Users that are interested in VerilogCogs are comparing it to the libraries listed below
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- USB Full Speed PHY☆39Updated 4 years ago
- Wishbone controlled I2C controllers☆45Updated 3 months ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆34Updated 7 years ago
- Small footprint and configurable JESD204B core☆41Updated last month
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- Extensible FPGA control platform☆57Updated last year
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- VHDL Modules☆24Updated 9 years ago
- Wishbone to AXI bridge (VHDL)☆40Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- PicoRV☆44Updated 5 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Wishbone interconnect utilities☆38Updated last week
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆55Updated 4 years ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- ☆35Updated 5 months ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated 11 months ago
- ☆22Updated last year
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago