Cognoscan / VerilogCogsLinks
Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
☆20Updated 10 years ago
Alternatives and similar repositories for VerilogCogs
Users that are interested in VerilogCogs are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆48Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Time to Digital Converter (TDC)☆36Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated this week
- ☆20Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Small footprint and configurable JESD204B core☆49Updated 2 months ago
- Library of reusable VHDL components☆28Updated last year
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- ☆30Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆95Updated last week
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆38Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆30Updated 8 years ago
- Wishbone controlled I2C controllers☆55Updated last year
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- ☆18Updated 5 years ago
- USB serial device (CDC-ACM)☆42Updated 5 years ago
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 5 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Nitro USB FPGA core☆85Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 8 months ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago