Cognoscan / VerilogCogsLinks
Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
☆20Updated 10 years ago
Alternatives and similar repositories for VerilogCogs
Users that are interested in VerilogCogs are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Wishbone controlled I2C controllers☆50Updated 8 months ago
- USB Full Speed PHY☆45Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆108Updated 8 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 7 years ago
- Nitro USB FPGA core☆87Updated last year
- Wishbone to AXI bridge (VHDL)☆42Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- assorted library of utility cores for amaranth HDL☆93Updated 10 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- ☆23Updated 2 months ago
- ☆30Updated 8 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year