Cognoscan / VerilogCogs
Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
☆20Updated 9 years ago
Alternatives and similar repositories for VerilogCogs:
Users that are interested in VerilogCogs are comparing it to the libraries listed below
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆43Updated last year
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- Wishbone controlled I2C controllers☆49Updated 5 months ago
- USB Full Speed PHY☆44Updated 5 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- A wishbone controlled PWM (audio) controller☆17Updated last year
- Small footprint and configurable JESD204B core☆42Updated 2 weeks ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 7 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- VHDL Modules☆24Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Wishbone to AXI bridge (VHDL)☆41Updated 5 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- ☆30Updated 4 years ago
- Library of reusable VHDL components☆28Updated last year
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 5 years ago
- LiteX based FPGA gateware for Thunderscope.☆20Updated last week