Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
☆20Jun 7, 2015Updated 10 years ago
Alternatives and similar repositories for VerilogCogs
Users that are interested in VerilogCogs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- Modelling An Antenna Array: Using Python programming language- Numpy and Matplotlib. Directing radio waves in a particular direction by …☆13Apr 10, 2022Updated 3 years ago
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Triple Helix's code for the 2022 FRC Rapid React season☆10Nov 7, 2022Updated 3 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Hardware implementation of the SipHash short-inout PRF☆17Apr 3, 2025Updated 11 months ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- ☆15Oct 1, 2024Updated last year
- ☆15Jul 25, 2017Updated 8 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆50Jul 4, 2019Updated 6 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆63Jan 12, 2021Updated 5 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Chisel NVMe controller☆26Nov 24, 2022Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆16Jan 4, 2020Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- ☆91Aug 17, 2019Updated 6 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- A collection of demonstration digital filters☆167Jan 18, 2024Updated 2 years ago
- mojito☆12May 1, 2018Updated 7 years ago