Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
☆20Jun 7, 2015Updated 11 years ago
Alternatives and similar repositories for VerilogCogs
Users that are interested in VerilogCogs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL Verilog library for various DSP modules☆102Feb 17, 2022Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 7 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago
- RISC-V instruction set extensions for SM4 block cipher☆22Mar 6, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Oct 18, 2024Updated last year
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆15Jul 16, 2021Updated 5 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- ☆15Jul 25, 2017Updated 9 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆17Jan 4, 2020Updated 6 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆68Jan 12, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Oct 1, 2024Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- A collection of demonstration digital filters☆178Jan 18, 2024Updated 2 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 5 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- mojito☆13May 1, 2018Updated 8 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆28Feb 7, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Jul 8, 2026Updated 2 months ago
- OpenDSP Service Core☆15Jun 23, 2025Updated last year
- Arduino library for Gavesha® Robomatics Gear Motor.☆10Feb 15, 2025Updated last year
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 7 years ago
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- a low cost adafruit macropad clone with integrated todbot MacroPadSynthPlug☆12Apr 14, 2023Updated 3 years ago
- CNN accelerator☆30Jun 11, 2017Updated 9 years ago