Cognoscan / VerilogCogsLinks
Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
☆20Updated 10 years ago
Alternatives and similar repositories for VerilogCogs
Users that are interested in VerilogCogs are comparing it to the libraries listed below
Sorting:
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- ☆30Updated 8 years ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆43Updated 6 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- USB Full Speed PHY☆47Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- Wishbone controlled I2C controllers☆53Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Small footprint and configurable JESD204B core☆49Updated last month
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- ☆20Updated 3 years ago
- A simple PDM microphone interface on FPGA☆13Updated 3 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆111Updated 9 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- Library of reusable VHDL components☆28Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- ☆30Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago