This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from Cologne Chip
☆21Jul 28, 2025Updated last year
Alternatives and similar repositories for MIPI-CSI-2-HDMI-Bridge
Users that are interested in MIPI-CSI-2-HDMI-Bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 6 months ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 4 months ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆18Jul 16, 2025Updated last year
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆67Sep 14, 2026Updated last week
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Sep 6, 2026Updated 2 weeks ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated 3 months ago
- ☆30Jul 25, 2026Updated last month
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- WCH CH569 SerDes Reverse Engineering☆31Aug 13, 2022Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 19, 2026Updated 6 months ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 8 months ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆80Updated this week
- Yet Another VHDL tool☆30May 15, 2017Updated 9 years ago
- ☆16Apr 24, 2025Updated last year
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- Graphical intuition to MOSFET square-law☆12Jan 5, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 11 months ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- ☆13Aug 13, 2026Updated last month
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- ☆10May 27, 2026Updated 3 months ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Ultimate ECP5 development board☆119Jul 4, 2019Updated 7 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆62Jul 25, 2026Updated last month
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- community projects that can be used with the ULX3S FPGA ESP32 board☆21Updated this week
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago