This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from Cologne Chip
☆18Jul 28, 2025Updated 7 months ago
Alternatives and similar repositories for MIPI-CSI-2-HDMI-Bridge
Users that are interested in MIPI-CSI-2-HDMI-Bridge are comparing it to the libraries listed below
Sorting:
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆16Jul 16, 2025Updated 7 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 21, 2024Updated last year
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Feb 25, 2026Updated last week
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 7 months ago
- CVA6 softcore contest☆22Updated this week
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 2 years ago
- FPGA based WiFi Intrusion detection system☆35Jan 4, 2026Updated 2 months ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆28Updated this week
- SD card reader with STM32F1☆11Nov 10, 2018Updated 7 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Create cross repository milestones in Github☆10Nov 10, 2025Updated 3 months ago
- Python interface for cross-calling with HDL☆47Updated this week
- A very simple single cycle and multi cycle MIPS CPU design written in VHDL. The design explained in detail.☆11Jul 6, 2019Updated 6 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- Single-axis solar position tracking prototype with a Cortex M0 MCU (Ardunio MKRZero)☆13Apr 13, 2020Updated 5 years ago
- A soft SPI library for STM32 HAL.☆11Oct 15, 2021Updated 4 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- Galaga Arcade Core☆11Aug 4, 2023Updated 2 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 6 months ago
- SX1231 Starter Kit B☆13May 7, 2014Updated 11 years ago
- ChibiOS blink with stable 16.1.5☆10Nov 21, 2016Updated 9 years ago
- KiCad RF Stuff☆14Aug 17, 2021Updated 4 years ago
- VUnit and Cocotb Smashed Together☆15May 31, 2024Updated last year
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- This is a demo of how to read a string from an Arduino serially with C in a Unix environment☆12Jul 3, 2012Updated 13 years ago
- Network protocol libraries for VHDL test benches☆13Jan 11, 2026Updated last month
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Small example demonstrating overlay windows with accessibility service on Android.☆10Apr 22, 2021Updated 4 years ago
- Library for using the Modern Device Pulse Sensor and Proximity Sensor☆20Mar 9, 2017Updated 8 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago