This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from Cologne Chip
☆19Jul 28, 2025Updated 9 months ago
Alternatives and similar repositories for MIPI-CSI-2-HDMI-Bridge
Users that are interested in MIPI-CSI-2-HDMI-Bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆16Jul 16, 2025Updated 10 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 19, 2026Updated 2 months ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆23Updated this week
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- ☆16Apr 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple makefile for C and C++ projects.☆12Mar 21, 2015Updated 11 years ago
- ☆12Nov 30, 2023Updated 2 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆41May 9, 2026Updated 2 weeks ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆45Jul 11, 2025Updated 10 months ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Fastest pixel avatar generator☆11Aug 15, 2022Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- CVA6 softcore contest☆24Apr 17, 2026Updated last month
- general-cores☆21Jul 16, 2025Updated 10 months ago
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- My Modular Z80 Homebrew Computer☆12Apr 8, 2026Updated last month
- ☆17Jun 5, 2024Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Python shell in a Qt widget☆13Jun 27, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 10 months ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 9 months ago
- ☆21Nov 12, 2025Updated 6 months ago
- ☆23Jun 23, 2024Updated last year
- Ultimate ECP5 development board☆117Jul 4, 2019Updated 6 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- Small example demonstrating overlay windows with accessibility service on Android.☆11Apr 22, 2021Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 6 months ago
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 months ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last week
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Apr 28, 2026Updated 3 weeks ago
- LiteX development baseboards arround the SQRL Acorn.☆74Apr 22, 2026Updated last month
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago