Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM
☆53Jul 11, 2025Updated last year
Alternatives and similar repositories for AXI-DMA-Verification
Users that are interested in AXI-DMA-Verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- Simple template-based UVM code generator☆32Apr 15, 2026Updated 6 months ago
- UART verification using UVM with functional coverage, scoreboard, and test scenarios, simulated on QuestaSim.☆15Feb 26, 2025Updated last year
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆34May 23, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Jun 21, 2016Updated 10 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Excel file to UVM register model ralf file conversion tool☆14May 10, 2025Updated last year
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆49Updated this week
- ☆25Aug 9, 2026Updated 2 months ago
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆27May 31, 2021Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆94Mar 21, 2024Updated 2 years ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆37Jul 17, 2025Updated last year
- ☆13May 8, 2022Updated 4 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 7 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- ☆14Aug 2, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆44Jun 24, 2026Updated 4 months ago
- Open source ISS and logic RISC-V 32 bit project☆64Sep 1, 2026Updated 2 months ago
- ☆13Apr 1, 2017Updated 9 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- ☆11Jul 9, 2025Updated last year
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 5 months ago
- ☆52Jul 8, 2026Updated 3 months ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An UVM example of UART☆21Aug 31, 2020Updated 6 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- Two Level Cache Controller implementation in Verilog HDL☆69Jul 9, 2020Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated last year
- UVM examples and projects☆169Jun 28, 2025Updated last year
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago