Coverview
☆33Aug 27, 2026Updated this week
Alternatives and similar repositories for coverview
Users that are interested in coverview are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆47Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆133Updated this week
- SystemVerilog file list pruner☆19Updated this week
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated 2 weeks ago
- ☆145Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆75Updated this week
- ☆40Updated this week
- ☆23Updated this week
- ☆28Updated this week
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆148Jul 5, 2026Updated last month
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 6 months ago
- ☆25Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- APB Logic☆29Aug 6, 2026Updated 3 weeks ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆113Aug 19, 2026Updated last week
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 weeks ago
- ☆53Updated this week
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆168Updated this week
- Digital Design Equivalence Checking☆101Updated this week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Aug 19, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- ☆18Jun 22, 2026Updated 2 months ago
- Control and status register code generator toolchain☆210Jul 14, 2026Updated last month
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 6 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆13May 4, 2026Updated 3 months ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 10 months ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Simple UVM environment for experimenting with Verilator.☆44Aug 1, 2026Updated 3 weeks ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Netlist API (and more) for EDA flow development☆160Updated this week
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago