Coverview
☆31Jun 3, 2026Updated last month
Alternatives and similar repositories for coverview
Users that are interested in coverview are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆128Updated this week
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- ☆141Jun 25, 2026Updated 3 weeks ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆27Updated this week
- ☆37Jul 10, 2026Updated last week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆75Feb 18, 2026Updated 5 months ago
- ☆23Updated this week
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆147Jul 5, 2026Updated 2 weeks ago
- APB Logic☆26Jul 2, 2026Updated 2 weeks ago
- ☆24Updated this week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- ☆46Updated this week
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆23Sep 19, 2023Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆110May 22, 2026Updated last month
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆165Jul 8, 2026Updated last week
- Digital Design Equivalence Checking☆78Updated this week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 22, 2024Updated 2 years ago
- ☆13May 4, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Jun 7, 2026Updated last month
- OpenSoC Fabric - A Network-On-Chip Generator☆17Jun 12, 2017Updated 9 years ago
- ☆17Jun 22, 2026Updated 3 weeks ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 5 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 8 months ago
- Simple UVM environment for experimenting with Verilator.☆44Jul 2, 2026Updated 2 weeks ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆17Jul 4, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆68Aug 18, 2021Updated 4 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- ☆44Mar 9, 2026Updated 4 months ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated 4 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year