Coverview
☆32Jun 3, 2026Updated this week
Alternatives and similar repositories for coverview
Users that are interested in coverview are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- ☆45Updated this week
- Hardware transactions library for Amaranth☆27Jun 1, 2026Updated last week
- ☆25May 29, 2026Updated last week
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16May 6, 2026Updated last month
- Test dashboard for verification features in Verilator☆32Updated this week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 7 months ago
- Add support for debugging JITed code to ORC JIT from LLVM Kaleidoscope example☆13Jun 14, 2017Updated 8 years ago
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated last month
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 4 months ago
- ☆50Updated this week
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- ☆32May 29, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆22May 6, 2026Updated last month
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- RTLMeter benchmark suite☆31Updated this week
- FOMU keystroke injector☆12Aug 7, 2023Updated 2 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 2 months ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆25Apr 12, 2026Updated last month
- ☆63Jan 28, 2026Updated 4 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Making cocotb testbenches that bit easier☆39Feb 28, 2026Updated 3 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆118Updated this week
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 11 months ago
- APB Logic☆26May 16, 2026Updated 3 weeks ago
- ☆10Nov 8, 2019Updated 6 years ago
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated 3 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- Filelist generator☆21Updated this week
- A TUI interface for CLOC (Count Lines of Code)☆59Jul 20, 2025Updated 10 months ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 6 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆106May 22, 2026Updated 2 weeks ago