Coverview
☆35Oct 5, 2026Updated this week
Alternatives and similar repositories for coverview
Users that are interested in coverview are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆47Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆135Sep 30, 2026Updated last week
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 2 weeks ago
- ☆147Oct 1, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated last month
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆85Sep 30, 2026Updated last week
- ☆45Updated this week
- ☆23Sep 29, 2026Updated last week
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Updated this week
- ☆34Sep 16, 2026Updated 3 weeks ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- ☆27Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- APB Logic☆29Sep 24, 2026Updated 2 weeks ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆119Sep 12, 2026Updated 3 weeks ago
- Control and status register code generator toolchain☆218Sep 1, 2026Updated last month
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆170Updated this week
- Digital Design Equivalence Checking☆110Updated this week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- ☆18Jun 22, 2026Updated 3 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 7 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆13May 4, 2026Updated 5 months ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 11 months ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated 3 months ago
- Netlist API (and more) for EDA flow development☆165Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- Simple UVM environment for experimenting with Verilator.☆56Sep 9, 2026Updated last month
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- ☆45Mar 9, 2026Updated 6 months ago