asyncvlsi / summer2022Links
Summer School Week 1 & 2 repo
☆11Updated 3 years ago
Alternatives and similar repositories for summer2022
Users that are interested in summer2022 are comparing it to the libraries listed below
Sorting:
- APB UVC ported to Verilator☆11Updated last year
- ☆43Updated 3 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆29Updated last month
- Python Tool for UVM Testbench Generation☆54Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated last week
- Characterizer☆30Updated 2 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- Fabric generator and CAD tools graphical frontend☆16Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 4 months ago
- ☆17Updated 3 years ago
- ☆56Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- ☆33Updated 9 months ago
- Making cocotb testbenches that bit easier☆36Updated 3 weeks ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 5 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆74Updated last week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated last month