asyncvlsi / summer2022Links
Summer School Week 1 & 2 repo
☆11Updated 2 years ago
Alternatives and similar repositories for summer2022
Users that are interested in summer2022 are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆41Updated 3 years ago
- APB UVC ported to Verilator☆11Updated last year
- Making cocotb testbenches that bit easier☆33Updated last week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆32Updated 5 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆7Updated last month
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Open source ISS and logic RISC-V 32 bit project☆54Updated 2 weeks ago
- ☆16Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- A compact, configurable RISC-V core☆11Updated 3 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Library of open source Process Design Kits (PDKs)☆47Updated this week
- SRAM☆22Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last month
- Characterizer☆24Updated last month
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆70Updated 9 months ago
- ☆12Updated 11 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated last month