Summer School Week 1 & 2 repo
☆12Jul 1, 2022Updated 3 years ago
Alternatives and similar repositories for summer2022
Users that are interested in summer2022 are comparing it to the libraries listed below
Sorting:
- SystemVerilog file list pruner☆16Updated this week
- ☆39Apr 10, 2023Updated 2 years ago
- Control a MIPI Camera over I2C☆22Jun 21, 2020Updated 5 years ago
- Experimental GMSL2 serializer board compatible with Antmicro MIPI CSI video accessories☆20Mar 21, 2025Updated 11 months ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆38Updated this week
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆20Aug 10, 2023Updated 2 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆22Jun 23, 2024Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- ☆27Aug 2, 2021Updated 4 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- ☆33Feb 20, 2026Updated last week
- ☆30Apr 1, 2017Updated 8 years ago
- Making cocotb testbenches that bit easier☆37Updated this week
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆84Feb 25, 2026Updated last week
- Top-level repository for the ACT EDA flow☆38Updated this week
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Jun 22, 2025Updated 8 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- ☆37Jun 19, 2019Updated 6 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- ☆46Dec 10, 2025Updated 2 months ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- Python interface for cross-calling with HDL☆47Updated this week
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 2 weeks ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- DDRFW-UTIL tool repository☆14Feb 11, 2026Updated 3 weeks ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- ☆10Jul 18, 2019Updated 6 years ago