chipforge / PearlRiverLinks
1st Testwafer for LibreSilicon
☆15Updated 6 years ago
Alternatives and similar repositories for PearlRiver
Users that are interested in PearlRiver are comparing it to the libraries listed below
Sorting:
- Copyleftist's Standard Cell Library☆100Updated last year
- ☆91Updated 6 years ago
- ☆30Updated 6 years ago
- ☆61Updated 2 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- OpenFPGA☆34Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- ☆10Updated 6 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- 64-bit MISC Architecture CPU☆13Updated 9 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 5 years ago
- A Qt5 based free VLSI development tool☆31Updated 7 years ago
- Cross compile FPGA tools☆21Updated 5 years ago
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 6 years ago
- Free open source EDA tools☆66Updated 6 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 5 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Unofficial Yosys WebAssembly packages☆76Updated this week
- ☆20Updated 5 years ago
- PicoRV☆43Updated 5 years ago
- FPGA config visualized. demo:☆20Updated 5 years ago
- 妖刀夢渡☆63Updated 6 years ago