chipforge / PearlRiverLinks
1st Testwafer for LibreSilicon
☆15Updated 6 years ago
Alternatives and similar repositories for PearlRiver
Users that are interested in PearlRiver are comparing it to the libraries listed below
Sorting:
- ☆91Updated 6 years ago
- ☆30Updated 6 years ago
- Copyleftist's Standard Cell Library☆99Updated last year
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- ☆10Updated 6 years ago
- ☆61Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 8 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- OpenFPGA☆34Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- ☆25Updated 7 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 3 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- A Qt5 based free VLSI development tool☆31Updated 7 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 11 months ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 5 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆75Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 3 years ago
- nextpnr portable FPGA place and route tool☆20Updated last year
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago