chipforge / PearlRiver
1st Testwafer for LibreSilicon
☆15Updated 5 years ago
Alternatives and similar repositories for PearlRiver:
Users that are interested in PearlRiver are comparing it to the libraries listed below
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- ☆29Updated 5 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- Copyleftist's Standard Cell Library☆98Updated 10 months ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- ☆10Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Unofficial Yosys WebAssembly packages☆70Updated this week
- Open Processor Architecture☆26Updated 8 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- OpenFPGA☆33Updated 7 years ago
- ☆91Updated 5 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 2 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21Updated 4 years ago
- Verilog parsing and generator crate.☆20Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- 1st Testwafer for LibreSilicon☆28Updated 5 years ago