chipforge / PearlRiverLinks
1st Testwafer for LibreSilicon
☆15Updated 6 years ago
Alternatives and similar repositories for PearlRiver
Users that are interested in PearlRiver are comparing it to the libraries listed below
Sorting:
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- ☆29Updated 5 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 5 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- OpenFPGA☆33Updated 7 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Copyleftist's Standard Cell Library☆98Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Open Processor Architecture☆26Updated 9 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Project Trellis database☆13Updated last year
- A central place to organize and publish all of my hobbyist electronics knowledge and projects.☆30Updated 7 years ago
- ☆10Updated 5 years ago
- Unofficial nextpnr WebAssembly packages☆16Updated this week
- Free open source EDA tools☆66Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- ☆16Updated last year
- A bit-serial CPU☆19Updated 5 years ago
- GUI for SymbiYosys☆15Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆14Updated last year