chipforge / PearlRiverLinks
1st Testwafer for LibreSilicon
☆15Updated 6 years ago
Alternatives and similar repositories for PearlRiver
Users that are interested in PearlRiver are comparing it to the libraries listed below
Sorting:
- Copyleftist's Standard Cell Library☆99Updated last year
- ☆91Updated 5 years ago
- ☆29Updated 5 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- OpenFPGA☆34Updated 7 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- ☆10Updated 5 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- A Qt5 based free VLSI development tool☆30Updated 7 years ago
- FPGA config visualized. demo:☆19Updated 5 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- ☆61Updated last year
- ☆16Updated last year
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Betrusted embedded controller (UP5K)☆46Updated last year
- A pipelined brainfuck softcore in Verilog☆19Updated 10 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Small footprint and configurable video cores (Deprecated)☆71Updated 3 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Updated 5 years ago
- ☆25Updated 6 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago