chipforge / PearlRiverLinks
1st Testwafer for LibreSilicon
☆15Updated 6 years ago
Alternatives and similar repositories for PearlRiver
Users that are interested in PearlRiver are comparing it to the libraries listed below
Sorting:
- ☆30Updated 6 years ago
- ☆91Updated 6 years ago
- Copyleftist's Standard Cell Library☆99Updated last year
- OpenFPGA☆33Updated 7 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- ☆10Updated 5 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Free open source EDA tools☆66Updated 6 years ago
- ☆61Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- FPGA config visualized. demo:☆19Updated 5 years ago
- A Qt5 based free VLSI development tool☆31Updated 7 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆154Updated 11 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 10 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Updated 9 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago