chipforge / PearlRiverLinks
1st Testwafer for LibreSilicon
☆15Updated 6 years ago
Alternatives and similar repositories for PearlRiver
Users that are interested in PearlRiver are comparing it to the libraries listed below
Sorting:
- ☆29Updated 6 years ago
- ☆91Updated 6 years ago
- Copyleftist's Standard Cell Library☆99Updated last year
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- ☆10Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Free open source EDA tools☆66Updated 6 years ago
- OpenFPGA☆34Updated 7 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 8 years ago
- FPGA config visualized. demo:☆19Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- A Qt5 based free VLSI development tool☆31Updated 7 years ago
- Open Processor Architecture☆26Updated 9 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Industry standard I/O for nMigen☆12Updated 5 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- ☆61Updated last year
- Betrusted embedded controller (UP5K)☆48Updated last year
- Project Trellis database☆13Updated 2 weeks ago
- ☆16Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago