chipforge / PearlRiver
1st Testwafer for LibreSilicon
☆15Updated 5 years ago
Alternatives and similar repositories for PearlRiver:
Users that are interested in PearlRiver are comparing it to the libraries listed below
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- ☆29Updated 5 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- A bit-serial CPU☆18Updated 5 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- OpenFPGA☆33Updated 7 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- ☆10Updated 5 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- ☆16Updated last year
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Project Trellis database☆13Updated last year
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- SPI core☆15Updated 5 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 4 years ago
- ☆25Updated 6 years ago
- Industry standard I/O for nMigen☆12Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago